參數(shù)資料
型號(hào): AD7478ART-500RL7
廠商: Analog Devices Inc
文件頁數(shù): 25/25頁
文件大小: 0K
描述: IC ADC 8BIT 1MSPS SOT-23-6
標(biāo)準(zhǔn)包裝: 1
位數(shù): 8
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 17.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: SOT-23-6
供應(yīng)商設(shè)備封裝: SOT-23-6
包裝: 剪切帶 (CT)
輸入數(shù)目和類型: 1 個(gè)單端,單極
其它名稱: AD7478ART500RL7CT
AD7476/AD7477/AD7478
Rev. F | Page 8 of 24
Parameter
Unit
Test Conditions/Comments
Power Dissipation5
Normal Mode (Operational)
17.5
mW max
VDD = 5 V, fSAMPLE = 1 MSPS
4.8
mW max
VDD = 3 V, fSAMPLE = 1 MSPS
Full Power-Down
5
μW max
VDD = 5 V, SCLK off
1 Temperature range for A version is 40°C to +85°C; temperature range for S version is 55°C to +125°C.
2 Operational from VDD = 2.0 V, with input high voltage, VINH = 1.8 V minimum.
4 Guaranteed by characterization.
TIMING SPECIFICATIONS
VDD = 2.35 V to 5.25 V, TA = TMIN to TMAX, unless otherwise noted.
Table 4.
Limit at TMIN, TMAX1
Parameter2,3
3 V
5 V
Unit
Description
fSCLK4
10
kHz min
20
MHz
max
A version
12
MHz
max
B version
tCONVERT
16 × tSCLK
tQUIET
50
ns min
Minimum quiet time required between bus relinquish and start of next conversion
t1
10
ns min
Minimum CS pulsewidth
t2
10
ns min
CS to SCLK setup time
t35
20
ns max
Delay from CS until SDATA three-state disabled
t45
40
20
ns max
Data access time after SCLK falling edge, A version
70
20
ns max
Data access time after SCLK falling edge, B version
t5
0.4 ×
tSCLK
0.4 ×
tSCLK
ns min
SCLK low pulsewidth
t6
0.4 ×
tSCLK
0.4 ×
tSCLK
ns min
SCLK high pulsewidth
t7
10
ns min
SCLK to data valid hold time
t86
10
ns min
SCLK falling edge to SDATA high impedance
25
ns max
SCLK falling edge to SDATA high impedance
tPOWER-UP7
1
μs typ
Power-up time from full power-down
1 3 V specifications apply from VDD = 2.7 V to 3.6 V for A version; 3 V specifications apply from VDD = 2.35 V to 3.6 V for B version; 5 V specifications apply from
VDD = 4.75 V to 5.25 V.
2 Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
3 Version A timing specifications apply to the AD7477 and AD7478 S version; B version timing specifications apply to the AD7476 S version.
4 Mark/space ratio for the SCLK input is 40/60 to 60/40.
5 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.0 V.
6 t8 is derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated to
remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, is the true bus relinquish time of the part and is independent of the bus
loading.
01
02
4-
00
2
200A
IOL
200A
IOH
1.6V
TO OUTPUT
PIN
CL
50pF
Figure 2. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料
PDF描述
V150C48M150B CONVERTER MOD DC/DC 48V 150W
AD9226AST IC ADC 12BIT 65MSPS 48-LQFP
MAX203CPP IC TXRX RS232 5V W/CAPS 20-DIP
VE-2NV-IU-F3 CONVERTER MOD DC/DC 5.8V 200W
AD9226ARSRL IC ADC 12BIT 65MSPS 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7478ART-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23
AD7478ART-REEL7 制造商:Analog Devices 功能描述:
AD7478ARTZ-500RL7 功能描述:IC ADC 8BIT 1MSPS LP SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端,雙極;8 個(gè)差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7478ARTZ-500RL7 制造商:Analog Devices 功能描述:IC ADC 8BIT 1MSPS SOT-23-6
AD7478ARTZ-500RL73 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23