- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7621ACP (ANALOG DEVICES INC) 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7621ACP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| 中文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, QCC48 |
| 封裝： | MO-220-VKKD-2, LFCSP-48 |
| 文件頁數(shù)： | 20/26頁 |
| 文件大小： | 265K |
| 代理商： | AD7621ACP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁
REV. Pr D
PRELIMINARY TECHNICAL DATA
AD7621
–20–
CONVERSION CONTROL
Figure 12 shows the detailed timing diagrams of the con-
version process. The AD7621 is controlled by the signal
CNVST
which initiates conversion. Once initiated, it
cannot be restarted or aborted, even by the power-down
input PD, until the conversion is complete. The
CNVST
signal operates independently of
CS
and
RD
signals.
CNVST
BUSY
MODE
t2
t1
t3
t4
t5
t6
t7
t8
ACQUIRE
CONVERT
ACQUIRE
CONVERT
Figure 12. Basic Conversion Timing
Although
CNVST
is a digital signal, it should be de-
signed with this special care with fast, clean edges and
levels, with minimum overshoot and undershoot or ring-
ing.
For applications where the SNR is critical, the
CNVST
signal should have a very low jitter. Some solutions to
achieve that are to use a dedicated oscillator for
CNVST
generation or, at least, to clock it with a high frequency
low jitter clock as shown in Figure 5.
In impulse mode, conversions can be automatically initi-
ated. If
CNVST
is held low when BUSY is low, the
AD7621 controls the acquisition phase and then automati-
cally initiates a new conversion. By keeping
CNVST
low,
the AD7621 keeps the conversion process running by itself.
It should be noted that the analog input has to be settled
when BUSY goes low. Also, at power-up,
CNVST
should be brought low once to initiate the conversion
process. In this mode, the AD7621 could sometimes run
slightly faster then the guaranteed limits in the impulse
mode. This feature does not exist in warp or normal modes.
t9
t8
RESET
DATA
BUS
BUSY
CNVST
Figure 13. RESET Timing
DIGITAL INTERFACE
The AD7621 has a versatile digital interface; it can be
interfaced with the host system by using either a serial or
parallel interface. The serial interface is multiplexed on
the parallel data bus. The AD7621 digital interface also
accommodates both 2.5V, 3.3V or 5V logic with either
OVDD at 2.5V or 3.3V. OVDD defines the logic high out-
put voltage. In most applications, the OVDD supply pin of
the AD7621 is connected to the host system interface 2.5V
or 3.3V digital supply. Finally, by using the OB/
2C
input
pin, both two’s complement or straight binary coding can
be used.
The two signals
CS
and
RD
control the interface. When
at least one of these signals is high, the interface outputs
are in high impedance. Usually,
CS
allows the selection of
each AD7621 in multi-circuits applications and is held
low in a single AD7621 design.
RD
is generally used to
enable the conversion result on the data bus.
t1
t3
t4
t11
CNVST
BUSY
DATA
BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
Figure 14. Master Parallel Data Timing for Reading
(Continuous Read)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7621ACPRL | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| AD7621AST | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| AD7621ASTRL | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| AD7628 | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7628BQ | CMOS Dual 8-Bit Buffered Multiplying DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7621ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7621ACPZ | 功能描述:IC ADC 16BIT 2MSPS DIFF 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7621ACPZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| AD7621ACPZRL | 功能描述:IC ADC 16BIT 2MSPS DIFF 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7621ACPZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。