參數(shù)資料
型號: AD7621ACPZ
廠商: Analog Devices Inc
文件頁數(shù): 14/32頁
文件大?。?/td> 0K
描述: IC ADC 16BIT 2MSPS DIFF 48LFCSP
標準包裝: 1
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 2M
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 86mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應商設備封裝: 48-LFCSP-VQ(7x7)
包裝: 托盤
輸入數(shù)目和類型: 1 個差分,雙極
AD7621
Rev. 0 | Page 21 of 32
INTERFACES
DIGITAL INTERFACE
The AD7621 has a versatile digital interface that can be set up
as either a serial or parallel interface with the host system. The
serial interface is multiplexed on the parallel data bus. The
AD7621 digital interface also accommodates 2.5 V, 3.3 V, or 5 V
logic with either OVDD at 2.5 V or 3.3 V. OVDD defines the
logic high output voltage. In most applications, the OVDD
supply pin of the AD7621 is connected to the host system
interface 2.5 V or 3.3 V digital supply. Finally, by using the
OB/2C input pin, both twos complement or straight binary
coding can be used.
The two signals, CS and RD, control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually, CS allows the selection of each AD7621 in
multicircuit applications and is held low in a single AD7621
design. RD is generally used to enable the conversion result on
the data bus.
RESET
The RESET input is used to reset the AD7621 and generate a
fast initialization. A rising edge on RESET aborts the current
conversion (if any) and tristates the data bus. The falling edge of
RESET clears the data bus and engages the initialization process
indicated by pulsing BUSY high. Conversions can take place
after the falling edge of BUSY. Refer to Figure 32 for the RESET
timing details.
04565-035
RESET
DATA
BUSY
CNVST
t38
t39
t8
t9
Figure 32. RESET Timing
PARALLEL INTERFACE
The AD7621 is configured to use the parallel interface when
SER/PAR is held low.
Master Parallel Interface
Data can be continuously read by tying CS and RD low thus
requiring minimal microprocessor connections. However, in
this mode the data bus is always driven and cannot be used in
shared bus applications (unless the device is held in RESET).
Figure 33 details the timing for this mode.
04565-036
t1
BUSY
DATA
BUS
PREVIOUS CONVERSION DATA
NEW DATA
CNVST
CS = RD = 0
t10
t4
t11
t3
Figure 33. Master Parallel Data Timing for Reading (Continuous Read)
Slave Parallel Interface
In slave parallel reading mode, the data can be read either after
each conversion, which is during the next acquisition phase, or
during the following conversion, as shown in Figure 34 and
Figure 35, respectively. When the data is read during the
conversion, it is recommended that it is read-only during the
first half of the conversion phase. This avoids any potential
feedthrough between voltage transients on the digital interface
and the most critical analog conversion circuitry.
04565-037
CURRENT
CONVERSION
t13
t12
BUSY
DATA
BUS
RD
CS
Figure 34. Slave Parallel Data Timing for Reading (Read After Convert)
相關PDF資料
PDF描述
VE-B01-MX-F2 CONVERTER MOD DC/DC 12V 75W
AD574AKPZ IC ADC 12BIT W/REF/CLK 28-PLCC
UP050B181K-B-B CAP CER 180PF 50V 10% AXIAL
97-3108B-18-16P CONN PLUG RT ANG 1POS W/PINS
LTC2257IUJ-14#PBF IC ADC 14BIT 40MSPS 1.8V 40-QFN
相關代理商/技術參數(shù)
參數(shù)描述
AD7621ACPZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC
AD7621ACPZRL 功能描述:IC ADC 16BIT 2MSPS DIFF 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7621ACPZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC
AD7621AST 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Analog Devices 功能描述:IC 16-BIT ADC
AD7621ASTRL 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 16-bit Parallel/Serial 48-Pin LQFP T/R