- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7621AST (ANALOG DEVICES INC) 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC PDF資料下載
參數(shù)資料
| 型號： | AD7621AST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| 中文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP48 |
| 封裝： | MO-026-BBC, LQFP-48 |
| 文件頁數(shù)： | 24/26頁 |
| 文件大?。?/td> | 265K |
| 代理商： | AD7621AST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁
REV. Pr D
PRELIMINARY TECHNICAL DATA
AD7621
–24–
CNVST
CS
SCLK
SDOUT
RDC/SDIN
BUSY
BUSY
DATA
OUT
AD7621
#1
(DOWNSTREAM)
BUSY
OUT
CNVST
CS
SCLK
AD7621
#2
(UPSTREAM)
RDC/SDIN
SDOUT
SCLK IN
CS IN
CNVST IN
Figure 21. Two AD7621s in a “Daisy-Chain” Configuration
External Clock Data Read During Conversion
Figure 22 shows the detailed timing diagrams of this
method. During a conversion, while both
CS
and
RD
are
both low, the result of the previous conversion can be
read. The data is shifted out, MSB first, with 16 clock
pulses and is valid on both rising and falling edge of the
clock. The 16 bits have to be read before the current con-
version is complete. If that is not done, RDERROR is
pulsed high and can be used to interrupt the host inter-
face to prevent incomplete data reading. There is no
“daisy chain” feature in this mode and RDC/SDIN
input should always be tied either high or low.
To reduce performance degradation due to digital activity,
a fast discontinuous clock of is recommended to ensure that
all the bits are read during the first half of the conversion
phase. It is also possible to begin to read the data after
conversion and continue to read the last bits even after a new
conversion has been initiated.
MICROPROCESSOR INTERFACING
The AD7621 is ideally suited for traditional dc measure-
ment applications supporting a microprocessor, and ac
signal processing applications interfacing to a digital sig-
nal processor. The AD7621 is designed to interface either
with a parallel 8-bit or 16-bit wide interface or with a
general purpose serial port or I/O ports on a
microcontroller. A variety of external buffers can be used
with the AD7621 to prevent digital noise from coupling
into the ADC. The following section illustrates the use of
the AD7621 with an SPI equipped DSP, the ADSP-219x.
SPI Interface (ADSP-219x)
Figure 22 shows an interface diagram between the
AD7621 and an SPI-equipped DSP, ADSP219x. To
accommodate the slower speed of the DSP, the AD7621
acts as a slave device and data must be read after conver-
sion. This mode also allows the “daisy chain” feature.
The convert command could be initiated in response to an
internal timer interrupt. The reading process could be
initiated in response to the end-of-conversion signal
(BUSY going low) using an interrupt line of the DSP.
The Serial Peripheral Interface (SPI) on the ADSP-219x
is configured for master mode (MSTR) = 1, Clock Polar-
ity Bit (CPOL) = 0, Clock Phase Bit (CPHA) = 1 and
SPI interrupt enable (TIMOD) =00 by writing to the SPI
Control Register (SPICLTx). It should be noted that to
meet all timing requirements, the SPI clock should be
limited to 17Mbits/s which allow to read an ADC result
in about 1.1
s. When higher sampling rate is desired, it
is recomended to use one of the parallel interface mode
with the ADSP-219x.
SPIxSEL (PFx)
ADSP-219x*
CNVST
AD7621*
CS
MISOx
SCKx
PFx or TFSx
SDOUT
SCLK
INVSCLK
EXT/INT
DVDD
*ADDITIONAL PINS OMITTED FOR CLARITY
SER/PAR
RD
PFx
BUSY
Figure 23. Interfacing the AD7621 to SPI Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7621ASTRL | 16-Bit, 1 LSB INL, 3 MSPS PulSAR ADC |
| AD7628 | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7628BQ | CMOS Dual 8-Bit Buffered Multiplying DAC |
| AD7628KN | CMOS Dual 8-Bit Buffered Multiplying DAC |
| AD7628KP | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7621ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 16-bit Parallel/Serial 48-Pin LQFP T/R |
| AD7621ASTZ | 功能描述:IC ADC 16BIT 2MSPS DIFF 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7621ASTZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| AD7621ASTZRL | 功能描述:IC ADC 16BIT 2MSPS DIFF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7621ASTZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。