參數(shù)資料
型號： AD7622BCPZRL
廠商： Analog Devices Inc
文件頁數(shù)： 28/28頁
文件大?。?/td> 0K
描述： IC ADC 16BIT DIFFERENTL 48-LFCSP
標準包裝： 2,500
系列： PulSAR®
位數(shù)： 16
采樣率（每秒）： 2M
數(shù)據(jù)接口： 串行，并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 85mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 1 個差分，雙極
配用： EVAL-AD7622CBZ-ND - BOARD EVALUATION FOR AD7622
AD7622
Rev. 0 | Page 9 of 28
Pin
No.
Mnemonic
Type1
Description
14
D5
DI/O
When SER/PAR = low, this output is used as Bit 5 of the parallel port data output bus.
or INVSYNC
When SER/PAR = high, invert sync select. In serial master mode (EXT/INT = low), this input is used
to select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
D6
DI/O
When SER/PAR = low, this output is used as Bit 6 of the parallel port data output bus.
or INVSCLK
When SER/PAR] = high, invert SCLK select. In all serial modes, this input is used to
invert the SCLK signal.
16
D7
DI/O
When SER/PAR = low, this output is used as bit 7 of the parallel port data output bus.
or RDC
When SER/PAR = high, read during convert. When using serial master mode (EXT/INT = low),
RDC is used to select the read mode.
When RDC = high, the previous conversion result is output on SDOUT during conversion and
the period of SCLK changes (see the Master Serial Interface section).
When RDC = low (read after convert), the current result can be output on SDOUT only when
the conversion is complete.
or SDIN
When SER/PAR = low, serial data in. When using serial slave mode, (EXT/INT = high), SDIN could be
used as a data input to daisy-chain the conversion results from two or more ADCs onto a single
SDOUT line. The digital data level on SDIN is output on SDOUT with a delay of 16 SCLK periods after
the initiation of the read sequence. If not used, connect to OVDD or OGND.
17
OGND
P
Input/Output Interface Digital Power Ground.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the
host interface (2.5 V or 3 V).
19
DVDD
P
Digital Power. Nominally at 2.5 V.
20
DGND
P
Digital Power Ground.
21
D8
DO
When SER/PAR = low, this output is used as Bit 8 of the parallel port data output bus.
or SDOUT
When SER/PAR = high, serial data output. In serial mode, this pin is used as the serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7622 provides the
conversion result, MSB first, from its internal shift register. The data format is determined by the logic
level of OB/2C.
In master mode, EXT/INT = low, SDOUT is valid on both edges of SCLK.
In slave mode, EXT/INT = high:
When INVSCLK = low, SDOUT is updated on SCLK rising edge and valid on the next falling edge. 2
When INVSCLK = high, SDOUT is updated on SCLK falling edge and valid on the next rising edge.2
22
D9
DI/O
When SER/PAR = low, this output is used as Bit 9 of the parallel port data output bus.
or SCLK
When SER/PAR = high, serial clock. In all serial modes, this pin is used as the serial
data clock input or output, depending upon the logic state of the EXT/INT pin. The active edge
where the data SDOUT is updated, depends on the logic state of the INVSCLK pin.
23
D10
DO
When SER/PAR = low, this output is used as Bit 10 of the parallel port data output bus.
or SYNC
When SER/PAR = high, frame synchronization. In serial master mode (EXT/INT= low),
this output is used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high
while SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low
while SDOUT output is valid.
24
D11
DO
When SER/PAR = low, this output is used as Bit 11 of the parallel port data output bus.
or RDERROR
When SER/PAR = high, read error. In serial slave mode (EXT/INT = high), this output
is used as an incomplete read error flag. If a data read is started and not completed when the
current conversion is complete, the current data is lost and RDERROR is pulsed high.
25 to
28
D[12:15]
DO
Bit 12 to Bit 15 of the parallel port data output bus. These pins are always outputs, regardless of
the interface mode.
29
BUSY
DO
Busy Output. Transitions high when a conversion is started and remains high until the conversion
is complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be
used as a data-ready clock signal.
30
DGND
P
Digital Power Ground.
相關(guān)PDF資料
PDF描述
IDT7204L50TP IC FIFO ASYNCH 4KX9 50NS 28DIP
MS27466E19F35PB CONN RCPT 66POS WALL MNT W/PINS
AD1674JR IC ADC 12BIT 100KSPS 28-SOIC
VI-2NK-MX-F4 CONVERTER MOD DC/DC 40V 75W
MS3100F24-12S CONN RCPT 5POS WALL MNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7622BSTZ 功能描述:IC ADC 16BIT DIFFERENTIAL 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7622BSTZRL 功能描述:IC ADC 16BIT DIFFERENTL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極
AD7623 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Power, Low Distortion
AD7623ACP 制造商:Analog Devices 功能描述:ADC Single SAR 1.33Msps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 2LSB, 1.33MSPS ADC - Bulk
AD7623ACPRL 制造商:Analog Devices 功能描述:ADC Single SAR 1.33Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*