t
參數(shù)資料
型號(hào): AD7663ASTZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 18/24頁(yè)
文件大?。?/td> 0K
描述: IC ADC 16BIT CMOS 48-LQFP
產(chǎn)品培訓(xùn)模塊: Power Line Monitoring
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 250k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 41mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤
輸入數(shù)目和類型: 4 個(gè)單端,單極;4 個(gè)單端,雙極
產(chǎn)品目錄頁(yè)面: 778 (CN2011-ZH PDF)
配用: EVAL-AD7663CBZ-ND - BOARD EVALUATION FOR AD7663
REV. B
–3–
AD7663
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Unit
Refer to Figures 11 and 12
Convert Pulsewidth
t1
5ns
Time between Conversions
t2
4s
CNVST LOW to BUSY HIGH Delay
t3
30
ns
BUSY HIGH All Modes Except in
t4
1.25
s
Master Serial Read after Convert Mode
Aperture Delay
t5
2ns
End of Conversion to BUSY LOW Delay
t6
10
ns
Conversion Time
t7
1.25
s
Acquisition Time
t8
2.75
s
RESET Pulsewidth
t9
10
ns
Refer to Figures 13, 14, 15, and 16 (Parallel Interface Modes)
CNVST LOW to DATA Valid Delay
t10
1.25
s
DATA Valid to BUSY LOW Delay
t11
20
ns
Bus Access Request to DATA Valid
t12
40
ns
Bus Relinquish Time
t13
515
ns
Refer to Figures 17 and 18 (Master Serial Interface Modes)
1
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay (Read during Convert)
t17
0.5
s
SYNC Asserted to SCLK First Edge Delay
2
t18
4ns
Internal SCLK Period
2
t19
25
40
ns
Internal SCLK HIGH
2
t20
15
ns
Internal SCLK LOW
2
t21
9.5
ns
SDOUT Valid Setup Time
2
t22
4.5
ns
SDOUT Valid Hold Time
2
t23
2ns
SCLK Last Edge to SYNC Delay
2
t24
3ns
Parameter
Conditions
Min
Typ
Max
Unit
TEMPERATURE RANGE
8
Specified Performance
TMIN to TMAX
–40
+85
°C
NOTES
1LSB means least significant bit. With the ±5 V input range, one LSB is 152.588 V.
2See Definition of Specifications section. These specifications do not include the error contribution from the external reference.
3All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
4The max should be the minimum of 5.25 V and DVDD + 0.3 V.
5Tested in Parallel Reading Mode.
6Tested with the 0 V to 5 V range and V
IN – VINGND = 0 V. See Power Dissipation section.
7With OVDD below DVDD + 0.3 V and all digital inputs forced to DVDD or DGND, respectively.
8Contact factory for extended temperature range.
Specifications subject to change without notice.
Table I. Analog Input Configuration
Input Voltage
Input
Range
IND(4R)
INC(4R)
INB(2R)
INA(R)
Impedance
1
±4 REF
2
VIN
INGND
REF
5.85 k
W
±2 REF
VIN
INGND
REF
3.41 k
W
±REF
VIN
REF
2.56 k
W
0 V to 4 REF
VIN
INGND
3.41 k
W
0 V to 2 REF
VIN
INGND
2.56 k
W
0 V to REF
VIN
Note 3
NOTES
1Typical analog input impedance.
2With REF = 3 V, in this range, the input should be limited to –11 V to +12 V.
3
For this range the input is high impedance.
(–40 C to +85 C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)
相關(guān)PDF資料
PDF描述
VI-21N-MX CONVERTER MOD DC/DC 18.5V 75W
AD9243ASZ IC ADC 14BIT 3MSPS 44-MQFP
AD7893ANZ-2 IC ADC 12BIT SRL T/H LP 8-DIP
MAX9034AUD+T IC COMPARATOR QUAD 14-TSSOP
MAX9039BEBT+T IC COMPARATOR SNGL 6-UCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7663ASTZ 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, 250KSPS, LQFP-48
AD7663ASTZRL 功能描述:IC ADC 16BIT CMOS 48-LQFP T/R RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7663CB1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 250 kSPS CMOS ADC
AD7664 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 570 kSPS CMOS ADC
AD7664ACP 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:ADC SGL SAR 570KSPS 16BIT PARALLEL/SERL 48LFCSP EP - Trays 制造商:Rochester Electronics LLC 功能描述:16-BIT, 500KSPS CMOS ADC - Bulk