參數(shù)資料
型號: AD7665
廠商: Analog Devices, Inc.
英文描述: TV 8C 8#20 PIN PLUG
中文描述: 16位,570 kSPS的的CMOS模數(shù)轉(zhuǎn)換器
文件頁數(shù): 4/24頁
文件大?。?/td> 348K
代理商: AD7665
REV. 0
AD7665
–4–
TIMING SPECIFICATIONS
(Continued)
Symbol
Min
Typ
Max
Unit
SYNC Asserted to SCLK First Edge Delay
3
Internal SCLK Period
3
Internal SCLK HIGH
3
Internal SCLK LOW
3
SDOUT Valid Setup Time
3
SDOUT Valid Hold Time
3
SCLK Last Edge to SYNC Delay
3
CS
HIGH to SYNC HI-Z
CS
HIGH to Internal SCLK HI-Z
CS
HIGH to SDOUT HI-Z
BUSY HIGH in Master Serial Read After Convert
3
CNVST
LOW to SYNC Asserted Delay
Master Serial Read after Convert
SYNC Deasserted to BUSY LOW Delay
Refer to Figures 19 and 21 (Slave Serial Interface Modes)
External SCLK Setup Time
External SCLK Active Edge to SDOUT Delay
SDIN Setup Time
SDIN Hold Time
External SCLK Period
External SCLK HIGH
External SCLK LOW
t
18
t
19
t
20
t
21
t
22
t
23
t
24
t
25
t
26
t
27
t
28
t
29
4
25
15
9.5
4.5
2
3
ns
ns
ns
ns
ns
ns
40
10
10
10
ns
ns
ns
μ
s
μ
s
See Table II
0.75/1/1.25
t
30
25
ns
t
31
t
32
t
33
t
34
t
35
t
36
t
37
5
3
5
5
25
10
10
ns
ns
ns
ns
ns
ns
ns
16
NOTES
1
In warp mode only, the maximum time between conversions is 1 ms, otherwise, there is no required maximum time.
2
In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L
of 10 pF; otherwise, the load is 60 pF maximum.
3
In serial master read during convert mode. See Table II.
Specifications subject to change without notice.
Table II. Serial Clock Timings in Master Read after Convert
DIVSCLK[1]
DIVSCLK[0]
0
0
0
1
1
0
1
1
Unit
SYNC to SCLK First Edge Delay Minimum
Internal SCLK Period Minimum
Internal SCLK Period Maximum
Internal SCLK HIGH Minimum
Internal SCLK LOW Minimum
SDOUT Valid Setup Time Minimum
SDOUT Valid Hold Time Minimum
SCLK Last Edge to SYNC Delay Minimum
BUSY HIGH Width Maximum (Warp)
BUSY HIGH Width Maximum (Normal)
BUSY HIGH Width Maximum (Impulse)
t
18
t
19
t
19
t
20
t
21
t
22
t
23
t
24
t
28
t
28
t
28
4
25
40
15
9.5
4.5
2
3
1.5
1.75
2
20
50
70
25
24
22
4
60
2
2.25
2.5
20
100
140
50
49
22
30
140
3
3.25
3.5
20
200
280
100
99
22
90
300
5.25
5.5
5.75
ns
ns
ns
ns
ns
ns
ns
ns
μ
s
μ
s
μ
s
相關(guān)PDF資料
PDF描述
AD7665AST 16-Bit, 570 kSPS CMOS ADC
AD7665ASTRL 16-Bit, 570 kSPS CMOS ADC
AD7669AN LC2MOS Complete, 8-Bit Analog I/0 Systems
AD7569TE LC2MOS Complete, 8-Bit Analog I/0 Systems
AD7569KN LC2MOS Complete, 8-Bit Analog I/0 Systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7665ACP 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 500 KSPS CMOS A/D CONVERTER - Bulk
AD7665ACPRL 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R
AD7665ACPZ 功能描述:IC ADC 16BIT CMOS 5V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7665ACPZRL 功能描述:IC ADC 16BIT CMOS 5V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7665AST 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi