參數(shù)資料
型號(hào): AD7679ASTZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 13/28頁(yè)
文件大?。?/td> 0K
描述: IC ADC 18BIT 570KSPS 48-LQFP
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
位數(shù): 18
采樣率(每秒): 570k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 103mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤(pán)
輸入數(shù)目和類型: 1 個(gè)差分,雙極
產(chǎn)品目錄頁(yè)面: 778 (CN2011-ZH PDF)
配用: EVAL-AD7679CBZ-ND - BOARD EVALUATION FOR AD7679
AD7679
Rev. A | Page 20 of 28
DIGITAL INTERFACE
The AD7679 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7679 digital interface also accommodates both 3 V and 5 V
logic by simply connecting the AD7679’s OVDD supply pin to
the host system interface digital supply. Finally, by using the
OB/2C input pin in any mode but 18-bit interface mode, both
twos complement and straight binary coding can be used.
The two signals, CS and RD, control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually, CS allows the selection of each AD7679 in
multicircuit applications, and is held low in a single AD7679
design. RD is generally used to enable the conversion result on
the data bus.
t9
RESET
DATA
BUS
BUSY
CNVST
t8
03085-0-035
Figure 33. RESET Timing
CNVST
BUSY
DATA
BUS
CS = RD = 0
PREVIOUS CONVERSION DATA
NEW DATA
t1
t10
t4
t3
t11
03085-0-036
Figure 34. Master Parallel Data Timing for Reading (Continuous Read)
PARALLEL INTERFACE
The AD7679 is configured to use the parallel interface with an
18-bit, a 16-bit, or an 8-bit bus width, according to Table 7. The
data can be read either after each conversion, which is during
the next acquisition phase, or during the following conversion,
as shown in Figure 35 and Figure 36, respectively. When the
data is read during the conversion, however, it is recommended
that it is read only during the first half of the conversion phase.
This avoids any potential feedthrough between voltage
transients on the digital interface and the most critical analog
conversion circuitry. Refer to Table 7 for a detailed description
of the different options available.
DATA
BUS
t12
t13
BUSY
CS
RD
CURRENT
CONVERSION
03085-0-037
Figure 35. Slave Parallel Data Timing for Reading (Read after Convert)
CS = 0
CNVST,
RD
t1
PREVIOUS
CONVERSION
DATA
BUS
t12
t13
BUSY
t4
t3
03085-0-038
Figure 36. Slave Parallel Data Timing for Reading (Read during Convert)
CS
RD
A0, A1
PINS D[15:8]
PINS D[7:0]
HI-Z
HIGH BYTE
LOW BYTE
HIGH BYTE
HI-Z
t12
t13
03085-0-039
Figure 37. 8-Bit and 16-Bit Parallel Interface
SERIAL INTERFACE
The AD7679 is configured to use the serial interface when
MODE0 and MODE1 are held high. The AD7679 outputs 18
bits of data, MSB first, on the SDOUT pin. This data is
synchronized with the 18 clock pulses provided on the SCLK
pin. The output data is valid on both the rising and falling edge
of the data clock.
相關(guān)PDF資料
PDF描述
AD9226ASTZ IC ADC 12BIT 65MSPS 48-LQFP
MAX9042BEUA+T IC COMPARATOR DUAL 8-UMAX
MAX9052BEUA+T IC COMPARATOR DUAL 8-UMAX
MAX9052BEUA-T IC COMPARATOR DUAL 8-UMAX
AD9248BSTZ-20 IC ADC 14BIT DUAL 20MSPS 64-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7679ASTZ 制造商:Analog Devices 功能描述:IC 18-BIT ADC
AD7679ASTZRL 功能描述:IC ADC 18BIT SAR W/BUFF 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD7679CB1 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
AD767A 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor-Compatible 12-Bit D/A Converter
AD767ACHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor-Compatible 12-Bit D/A Converter