參數(shù)資料
型號(hào): AD7691BCPZRL7
廠商: Analog Devices Inc
文件頁數(shù): 15/28頁
文件大?。?/td> 0K
描述: IC ADC 18BIT SAR 250KSPS 10LFCSP
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
位數(shù): 18
采樣率(每秒): 250k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 12.5mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 10-WFDFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 10-LFCSP-WD(3x3)
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 1 個(gè)差分,雙極
其它名稱: AD7691BCPZRL7DKR
AD7691
Data Sheet
Rev. C | Page 22 of 28
CHAIN MODE WITHOUT BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7691s on
a 3-wire serial interface. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register.
A connection diagram example using two AD7691s is shown in
Figure 43, and the corresponding timing is given in Figure 44.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects the chain
mode, and disables the busy indicator. In this mode, CNV is
held high during the conversion phase and the subsequent data
readback. When the conversion is complete, the MSB is output
onto SDO and the AD7691 enters the acquisition phase and
powers down. The remaining data bits stored in the internal
shift register are clocked by subsequent SCK falling edges. For
each ADC, SDI feeds the input of the internal shift register and
is clocked by the SCK falling edge. Each ADC in the chain
outputs its data MSB first, and 18 × N clocks are required to
read back the N ADCs. The data is valid on both SCK edges.
Although the rising edge can be used to capture the data, a
digital host using the SCK falling edge can allow a faster reading
rate and, consequently, more AD7691s in the chain, provided
the digital host has an acceptable hold time. The maximum
conversion rate may be reduced due to the total readback time.
CLK
CONVERT
DATA IN
DIGITAL HOST
CNV
SCK
SDO
SDI
CNV
SCK
SDO
SDI
AD7691
B
AD7691
A
06
14
6
-01
9
Figure 43. Chain Mode Without Busy Indicator Connection Diagram
SDOA = SDIB
DA17
DA16
DA15
SCK
12
3
34
35
36
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
16
17
tSCK
tSCKL
tSCKH
DA0
19
20
18
SDIA = 0
SDOB
DB17
DB16
DB15
DA1
DB1DB0DA17
DA16
tHSDO
tDSDO
tSSCKCNV
tHSCKCNV
DA0
06
14
6-
0
20
Figure 44. Chain Mode Without Busy Indicator Serial Interface Timing
相關(guān)PDF資料
PDF描述
AD7693BRMZRL7 IC ADC 16BIT 500KSPS 10-MSOP
AD7694ARMZ IC ADC 16BIT SAR 250KSPS 8MSOP
AD7699BCPZRL7 IC ADC 8CH 16BIT 500KSPS 20LFCSP
AD7701BN IC ADC 16BIT LC2MOS MONO 20-DIP
AD7703BN IC ADC 20BIT LC2MOS 20-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7691BRMZ 功能描述:IC ADC 18BIT SAR 250KSPS 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7691BRMZ-RL7 功能描述:IC ADC 18BIT SAR 250KSPS 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7693 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power
AD76931 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN)
AD7693BCPZ 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT SERL 10LFCSP - Rail/Tube