參數(shù)資料
型號: AD7710AR
廠商: Analog Devices Inc
文件頁數(shù): 12/32頁
文件大?。?/td> 0K
描述: IC ADC 24BIT DIFF INP 24-SOIC
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
采樣率(每秒): 1.03k
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 45mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 管件
輸入數(shù)目和類型: 2 個差分,單極;2 個差分,雙極
REV. G
–2–
Parameter
A, S Versions
1
Unit
Conditions/Comments
STATIC PERFORMANCE
No Missing Codes
24
Bits min
Guaranteed by Design. For Filter Notches
≤ 60 Hz
22
Bits min
For Filter Notch = 100 Hz
18
Bits min
For Filter Notch = 250 Hz
15
Bits min
For Filter Notch = 500 Hz
12
Bits min
For Filter Notch = 1 kHz
Output Noise
Tables I and II
Depends on Filter Cutoffs and Selected Gain
Integral Nonlinearity @ +25
°C
±0.0015
% of FSR max
Filter Notches
≤ 60 Hz
TMIN to TMAX
±0.003
% of FSR max
Typically
±0.0003%
Positive Full-Scale Error
2, 3
See Note 4
Excluding Reference
Full-Scale Drift
5
1
V/°C typ
Excluding Reference. For Gains of 1, 2
0.3
V/°C typ
Excluding Reference. For Gains of 4, 8, 16, 32, 64, 128
Unipolar Offset Error
2
See Note 4
Unipolar Offset Drift
5
0.5
V/°C typ
For Gains of 1, 2
0.25
V/°C typ
For Gains of 4, 8, 16, 32, 64, 128
Bipolar Zero Error
2
See Note 4
Bipolar Zero Drift
5
0.5
V/°C typ
For Gains of 1, 2
0.25
V/°C typ
For Gains of 4, 8, 16, 32, 64, 128
Gain Drift
2
ppm/
°C typ
Bipolar Negative Full-Scale Error
2 @ 25
°C ±0.003
% of FSR max
Excluding Reference
TMIN to TMAX
±0.006
% of FSR max
Typically
±0.0006%
Bipolar Negative Full-Scale Drift
5
1
V/°C typ
Excluding Reference. For Gains of 1, 2
0.3
V/°C typ
Excluding Reference. For Gains of 4, 8, 16, 32, 64, 128
ANALOG INPUTS/REFERENCE INPUTS
Input Common-Mode Rejection (CMR)
100
dB min
At DC and AVDD = 5 V
90
dB min
At DC and AVDD = 10 V
Common-Mode Voltage Range
6
VSS to AVDD
V min to V max
Normal-Mode 50 Hz Rejection
7
100
dB min
For Filter Notches of 10, 25, 50 Hz,
±0.02 × f
NOTCH
Normal-Mode 60 Hz Rejection
7
100
dB min
For Filter Notches of 10, 30, 60 Hz,
±0.02 × f
NOTCH
Common-Mode 50 Hz Rejection
7
150
dB min
For Filter Notches of 10, 25, 50 Hz,
±0.02 × f
NOTCH
Common-Mode 60 Hz Rejection
7
150
dB min
For Filter Notches of 10, 30, 60 Hz,
±0.02 × f
NOTCH
DC Input Leakage Current
7 @ 25
°C10
pA max
TMIN to TMAX
1
nA max
Sampling Capacitance
7
20
pF max
Analog Inputs
8
Input Voltage Range
9
For Normal Operation. Depends on Gain Selected
0 to +VREF
10
nom
Unipolar Input Range (B/U Bit of Control Register = 1)
±V
REF
nom
Bipolar Input Range (B/U Bit of Control Register = 0)
Input Sampling Rate, fS
See Table III
Reference Inputs
REF IN(+) – REF IN(–) Voltage
11
2.5 to 5
V min to V max For Specified Performance. Part Is Functional with
Lower VREF Voltages
Input Sampling Rate, fS
fCLK IN/256
NOTES
1Temperature ranges are as follows: A Version, –40
°C to +85°C; S Version, –55°C to +125°C. See also Note 16.
2Applies after calibration at the temperature of interest.
3Positive full-scale error applies to both unipolar and bipolar input ranges.
4These errors will be of the order of the output noise of the part as shown in Table I after system calibration. These errors will be 20
V typical after self-calibration
or background calibration.
5Recalibration at any temperature or use of the background calibration mode will remove these drift errors.
6This common-mode voltage range is allowed, provided that the input voltage on AIN(+) and AIN(–) does not exceed AV
DD + 30 mV and VSS – 30 mV.
7These numbers are guaranteed by design and/or characterization.
8The analog inputs present a very high impedance dynamic load that varies with clock frequency and input sample rate. The maximum recommended source
resistance depends on the selected gain (see Tables IV and V).
9The analog input voltage range on the AIN1(+) and AIN2(+) inputs is given here with respect to the voltage on the AIN1(–) and AIN2(–) inputs. The absolute
voltage on the analog inputs should not go more positive than AV DD + 30 mV or go more negative than VSS – 30 mV.
10V
REF = REF IN(+) – REF IN(–).
11The reference input voltage range may be restricted by the input voltage range requirement on the V
BIAS input.
AD7710–SPECIFICATIONS (AV
DD = +5 V
5%; DVDD = +5 V
5%; VSS = 0 V or –5 V
5%; REF IN(+) = +2.5 V;
REF IN(–) = AGND; MCLK IN = 10 MHz unless otherwise noted. All specifications TMIN to TMAX, unless otherwise noted.)
相關(guān)PDF資料
PDF描述
VI-20R-MY CONVERTER MOD DC/DC 7.5V 50W
VI-20P-MY CONVERTER MOD DC/DC 13.8V 50W
IDT72V225L15TF8 IC FIFO SYNC 1024X18 15NS 64QFP
MS27467T21B16P CONN PLUG 16POS STRAIGHT W/PINS
MS3122E10-6SW CONN RCPT 6POS BOX MOUNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7710AR-REEL 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7710AR-REEL7 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7710ARZ 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7710ARZ 制造商:Analog Devices 功能描述:IC ADC 24BIT 1.02KSPS SOIC-24
AD7710ARZ-REEL 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極