Limit at TMIN, TMAX Parameter (A, S Ver" />
參數(shù)資料
型號: AD7711AR-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 25/28頁
文件大?。?/td> 0K
描述: IC ADC 24BIT RTD I SOURCE 24SOIC
標(biāo)準(zhǔn)包裝: 400
位數(shù): 24
采樣率(每秒): 1.03k
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 52.5mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 80°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個(gè)單端,單極;1 個(gè)單端,雙極;1 個(gè)差分,單極;1 個(gè)差分,雙極
REV. G
–6–
AD7711
Limit at TMIN, TMAX
Parameter
(A, S Versions)
Unit
Conditions/Comments
External Clocking Mode
fSCLK
fCLK IN/5
MHz max
Serial Clock Input Frequency
t20
0
ns min
DRDY to RFS Setup Time
t21
0
ns min
DRDY to RFS Hold Time
t22
2
tCLK IN
ns min
A0 to
RFS Setup Time
t23
0
ns min
A0 to
RFS Hold Time
t24
7
4
tCLK IN
ns max
Data Access Time (
RFS Low to Data Valid)
t25
7
10
ns min
SCLK Falling Edge to Data Valid Delay
2
tCLK IN + 20
ns max
t26
2
tCLK IN
ns min
SCLK High Pulse Width
t27
2
tCLK IN
ns min
SCLK Low Pulse Width
t28
tCLK IN + 10
ns max
SCLK Falling Edge to
DRDY High
t29
8
10
ns min
SCLK to Data Valid Hold Time
tCLK IN + 10
ns max
t30
10
ns min
RFS/TFS to SCLK Falling Edge Hold Time
t31
8
5
tCLK IN/2 + 50
ns max
RFS to Data Valid Hold Time
t32
0
ns min
A0 to
TFS Setup Time
t33
0
ns min
A0 to
TFS Hold Time
t34
4
tCLK IN
ns min
SCLK Falling Edge to
TFS Hold Time
t35
2
tCLK IN – SCLK High
ns min
Data Valid to SCLK Setup Time
t36
30
ns min
Data Valid to SCLK Hold Time
NOTES
8These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove effects of charging or discharging the 100 pF capacitor. This means that the times quoted in the Timing Characteristics are the true bus
relinquish times of the part and, as such, are independent of external bus loading capacitances.
Specifications subject to change without notice.
TO OUTPUT
PIN
100pF
200 A
1.6mA
+2.1V
Figure 1. Load Circuit for Access Time and Bus
Relinquish Time
PIN CONFIGURATION
DIP AND SOIC
TOP VIEW
(Not to Scale)
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
AD7711
AVDD
VSS
RTD2
RTD1
AIN1(–)
SCLK
MCLK IN
MCLK OUT
A0
AIN1(+)
MODE
SYNC
VBIAS
REF IN(–)
REF IN(+)
REF OUT
AIN2
DGND
DVDD
SDATA
DRDY
AGND
TFS
RFS
TIMING CHARACTERISTICS
相關(guān)PDF資料
PDF描述
MS3106R18-11PX CONN PLUG 5POS STRAIGHT W/PINS
MS3101F14S-9P CONN RCPT 2POS FREE HNG W/PINS
LTC1609AISW IC ADC SRL 16BIT 200KSPS 20-SOIC
LTC1383CN#PBF IC TXRX 5V RS232 LOW PWR 16-DIP
MS3101E14S-9P CONN RCPT 2POS FREE HNG W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7711ARZ 功能描述:IC ADC 24BIT RTD I SOURCE 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7711ARZ 制造商:Analog Devices 功能描述:LC 2MOS SIGNAL CONDITIONING ANALOG/DIGIT
AD7711ARZ-REEL 功能描述:IC ADC 24BIT RTD I SOURCE 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD7711ARZ-REEL7 功能描述:IC ADC 24BIT RTD I SOURCE 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD7711ASQ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC CMOS 24B w/ Matched RTD Excitation Crnt RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: