- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10525 > AD7713ARZ (Analog Devices Inc)IC ADC SIGNAL COND LC2MOS 24SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7713ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 2/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC SIGNAL COND LC2MOS 24SOIC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 205 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 5.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極；1 個(gè)差分，單極；1 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 778 (CN2011-ZH PDF) |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
REV. D
–10–
AD7713
PGA Gain
G2
Gl G0
Gain
00
01
(Default Condition after the Internal
Power-On Reset)
00
12
01
04
01
18
10
016
10
132
11
064
11
1128
Channel Selection
CH1 CH0 Channel
00
AIN1
(Default Condition after the Internal
Power-On Reset)
01
AIN2
10
AIN3
Word Length
WL
Output Word Length
0
16-Bit
(Default Condition after the Internal
Power-On Reset)
1
24-Bit
RTD Excitation Currents
RO
0Off
(Default Condition after the Internal
Power-On Reset)
1On
Burn-Out Current
BO
0Off
(Default Condition after the Internal
Power-On Reset)
1On
Bipolar/Unipolar Selection (Both Inputs)
B/U
0
Bipolar
(Default Condition after the Internal
Power-On Reset)
1
Unipolar
Filter Selection (FS11 to FS0)
The on-chip digital filter provides a sinc
3 (or (sinx/x)3) filter
response. The 12 bits of data programmed into these bits deter-
mine the filter cutoff frequency, the position of the first notch of
the filter, and the data rate for the part. In association with the
gain selection, it also determines the output noise (and therefore
the effective resolution) of the device.
The first notch of the filter occurs at a frequency determined by
the relationship: filter first notch frequency = (fCLK IN/512)/code
where code is the decimal equivalent of the code in Bits FS0 to
FS11 and is in the range 19 to 2,000. With the nominal fCLK IN
of 2 MHz, this results in a first notch frequency range from
1.952 Hz to 205.59 kHz. To ensure correct operation of the
AD7713, the value of the code loaded to these bits must be
within this range. Failure to do this will result in unspecified
operation of the device.
Changing the filter notch frequency, as well as the selected gain,
impacts resolution. Tables I and II and Figures 2a and 2b show
the effect of the filter notch frequency and gain on the effective
resolution of the AD7713. The output data rate (or effective
conversion time) for the device is equal to the frequency se-
lected for the first notch of the filter. For example, if the first
notch of the filter is selected at 10 Hz, then a new word is avail-
able at a 10 Hz rate or every 100 ms. If the first notch is at 200 Hz,
a new word is available every 5 ms.
The settling time of the filter to a full-scale step input change is
worst case 4
1/(Output Data Rate). This settling time is to 100%
of the final value. For example, with the first filter notch at 100 Hz,
the settling time of the filter to a full-scale step input change is
400 ms max. If the first notch is at 200 Hz, the settling time of
the filter to a full-scale input step is 20 ms max. This settling time
can be reduced to 3
l/(Output Data Rate) by synchronizing the
step input change to a reset of the digital filter. In other words, if
the step input takes place with
SYNC low, the settling time will
be 3
l/(Output Data Rate). If a change of channels takes place,
the settling time is 3
l/(Output Data Rate) regardless of the
SYNC input.
The –3 dB frequency is determined by the programmed first
notch frequency according to the relationship:
Filter
dB Frequency
First Notch Frequency
=
×
30 262
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J4P-MW-F3 | CONVERTER MOD DC/DC 13.8V 100W |
| EXP-0941/03/P | CONN BOX MNT 3POS IP68 W/PINS |
| AD7713ANZ | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| 97-3106A-18-8P | CONN PLUG 8POS W/PINS |
| 97-3102A-22-14P | CONN RECEPT BOX MNT 19POS W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7713ARZ | 制造商:Analog Devices 功能描述:IC ADC 24-BIT SIGMA DELTA |
| AD7713ARZ-REEL | 功能描述:IC ADC 24BIT SIGMA-DELTA 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7713SQ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD7714 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。