- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10239 > AD7714YRZ-REEL (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7714YRZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 23/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 1k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 7mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 3 個(gè)差分，單極；3 個(gè)差分，雙極；5 個(gè)偽差分，單極；5 個(gè)偽差分，雙極 |
| 配用： | EVAL-AD7714-3EBZ-ND - BOARD EVAL FOR AD7714 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Parameter
A Versions
Units
Conditions/Comments
STATIC PERFORMANCE
No Missing Codes
24
Bits min
Guaranteed by Design. Bipolar Mode. For Filter Notches
≤ 60 Hz
22
Bits min
For Filter Notch = 100 Hz
18
Bits min
For Filter Notch = 250 Hz
15
Bits min
For Filter Notch = 500 Hz
12
Bits min
For Filter Notch = 1 kHz
Output Noise
See Tables I to IV
Depends on Filter Cutoffs and Selected Gain
Integral Nonlinearity
±0.0015
% of FSR max
Filter Notches
≤ 60 Hz
Unipolar Offset Error
See Note 2
Unipolar Offset Drift3
0.4
V/°C typ
For Gains of 1, 2, 4
0.1
V/°C typ
For Gains of 8, 16, 32, 64, 128
Bipolar Zero Error
See Note 2
Bipolar Zero Drift3
0.4
V/°C typ
For Gains of 1, 2, 4
0.1
V/°C typ
For Gains of 8, 16, 32, 64, 128
Positive Full-Scale Error4
See Note 2
Full-Scale Drift
3, 5
0.4
V/°C typ
For Gains of 1, 2, 4
0.1
V/°C typ
For Gains of 8, 16, 32, 64, 128
Gain Error6
See Note 2
Gain Drift3, 7
0.2
ppm of FSR/
°C typ
Bipolar Negative Full-Scale Error
±0.003
% of FSR max
Typically
±0.0004%
Bipolar Negative Full-Scale Drift
3
1
V/°C typ
For Gains of 1, 2, 4
0.6
V/°C typ
For Gains of 8, 16, 32, 64, 128
ANALOG INPUTS/REFERENCE INPUTS
Specifications for AIN and REF IN Unless Noted
Input Common-Mode Rejection (CMR)
90
dB min
At DC. Typically 102 dB.
Normal-Mode 50 Hz Rejection8
100
dB min
For Filter Notches of 10 Hz, 25 Hz, 50 Hz,
±0.02 × f
NOTCH
Normal-Mode 60 Hz Rejection
8
100
dB min
For Filter Notches of 10 Hz, 30 Hz, 60 Hz,
±0.02 × f
NOTCH
Common-Mode 50 Hz Rejection8
150
dB min
For Filter Notches of 10 Hz, 25 Hz, 50 Hz,
±0.02 × f
NOTCH
Common-Mode 60 Hz Rejection8
150
dB min
For Filter Notches of 10 Hz, 30 Hz, 60 Hz,
±0.02 × f
NOTCH
Common-Mode Voltage Range9
AGND to AVDD
V min to V max
AIN for BUFFER = 0 and REF IN
Absolute AIN/REF IN Voltage9
AGND – 30 mV
V min
AIN for BUFFER = 0 and REF IN
AVDD + 30 mV
V max
Absolute/Common-Mode AIN Voltage9
AGND + 50 mV
V min
BUFFER = 1
AVDD – 1.5 V
V max
AIN Input Current8
1
nA max
AIN Sampling Capacitance8
7
pF max
AIN Differential Voltage Range
10
0 to +VREF/GAIN
11
nom
Unipolar Input Range (B/U Bit of Filter High Register = 1)
±V
REF/GAIN
nom
Bipolar Input Range (B/U Bit of Filter High Register = 0)
AIN Input Sampling Rate, fS
GAIN
× f
CLK IN/64
For Gains of 1, 2, 4
fCLK IN/8
For Gains of 8, 16, 32, 64, 128
REF IN(+) – REF IN(–) Voltage
+1.25
V nom
±1% for Specified Performance. Part Functions with
Lower VREF
REF IN Input Sampling Rate, fS
fCLK IN/64
LOGIC INPUTS
Input Current
±10
A max
All Inputs Except MCLK IN
VINL, Input Low Voltage
0.4
V max
VINH, Input High Voltage
2.0
V min
MCLK IN Only
VINL, Input Low Voltage
0.4
V max
VINH, Input High Voltage
2.5
V min
LOGIC OUTPUTS (Including MCLK OUT)
VOL, Output Low Voltage
0.4
V max
ISINK = 100 A Except for MCLK OUT
12
VOH, Output High Voltage
DVDD – 0.6
V min
ISOURCE = 100 A Except for MCLK OUT
12
Floating State Leakage Current
±10
A max
Floating State Output Capacitance13
9
pF typ
Data Output Coding
Binary
Unipolar Mode
Offset Binary
Bipolar Mode
NOTES
7Gain Error Drift does not include Unipolar Offset Drift/Bipolar Zero Drift. It is effectively the drift of the part if zero-scale calibrations only were performed as is the case with
background calibration.
8These numbers are guaranteed by design and/or characterization.
9The common-mode voltage range on the input pairs applies provided the absolute input voltage specification is obeyed.
10The input voltage range on the analog inputs is given here with respect to the voltage on the respective negative input of its differential or pseudo-differential pair. See Table VII
for which inputs form differential pairs.
11V
REF = REF IN(+) – REF IN(–).
12These logic output levels apply to the MCLK OUT output only when it is loaded with a single CMOS load.
13Sample tested at +25
°C to ensure compliance.
14See Burnout Current section.
AD7714-3–SPECIFICATIONS (AV
DD = +3.3 V, DVDD = +3.3 V, REF IN(+) = +1.25 V; REF IN(–) = AGND;
fCLK IN = 2.4576 MHz unless otherwise noted. All specifications TMIN to TMAX unless otherwise noted.)
AD7714
REV. C
–3–
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-23B-CU-F3 | CONVERTER MOD DC/DC 95V 200W |
| VI-B7Z-MW | CONVERTER MOD DC/DC 2V 40W |
| VE-B2V-MW-F3 | CONVERTER MOD DC/DC 5.8V 100W |
| VI-23B-CU-F2 | CONVERTER MOD DC/DC 95V 200W |
| VI-234-IW-S | CONVERTER MOD DC/DC 48V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7714YRZ-REEL7 | 功能描述:IC ADC 24BIT SIGMA-DELTA 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7715 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715_10 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC |
| AD7715-5EB | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。