參數(shù)資料
型號(hào)： AD7715ARUZ-5REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 6/40頁(yè)
文件大?。?/td> 0K
描述： IC ADC 16BIT SIGMA-DELTA 16TSSOP
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 16
采樣率（每秒）： 500
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 9.5mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 16-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 16-TSSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 1 個(gè)差分，單極；1 個(gè)差分，雙極
配用： EVAL-AD7715-3EBZ-ND - BOARD EVALUATION FOR AD7715
AD7715
Rev. D | Page 14 of 40
SETUP REGISTER (RS1, RS0 = 0, 1); POWER ON/RESET STATUS: 28 HEX
The setup register is an eight-bit register from which data can either be read or to which data can be written. This register controls the
setup that the device is to operate in such as the calibration mode, and output rate, unipolar/bipolar operation etc. Table 11 outlines the
bit designations for the setup register.
Table 11. Setup Register
MD1
MD0
CLK
FS1
FS0
B/U
BUF
FSYNC
Table 12.
Bit Name
Description
MD1, MD0
Mode select bits. These bits select the operating mode of the AD7715 (see Table 13).
CLK
The clock bit (CLK) should be set in accordance with the operating frequency of the AD7715. If the device has a master clock
frequency of 2.4576 MHz, then this bit should be set to a 1. If the device has a master clock frequency of 1 MHz, then this bit
should be set to a 0. This bit sets up the correct scaling currents for a given master clock and also chooses (along with FS1 and
FS0) the output update rate for the device. If this bit is not set correctly for the master clock frequency of the device, then the
device may not operate to specification. The default value for this bit after power-on or reset is 1.
FS1, FS0
Along with the CLK bit, FS1 and FS0 determine the output update rate, filter first notch and 3 dB frequency as outlined in
Table 14. The on-chip digital filter provides a sinc3 (or (Sinx/x)3) filter response. In association with the gain selection, it also
determines the output noise (and therefore, the resolution) of the device. Changing the filter notch frequency, as well as the
selected gain, impacts resolution. Table 15 through Table 22 show the effect of the filter notch frequency and gain on the
output noise and effective resolution of the part. The output data rate (or effective conversion time) for the device is equal
to the frequency selected for the first notch of the filter. For example, if the first notch of the filter is selected at 50 Hz then a
new word is available at a 50 Hz rate or every 20 ms. If the first notch is at 500 Hz, a new word is available every 2 ms. The
default value for these bits is 1, 0.
The settling-time of the filter to a full-scale step input change is worst case 4 × 1/(output data rate). For example, with the first
filter notch at 50 Hz, the settling time of the filter to a full-scale step input change is 80 ms maximum. If the first notch is at
500 Hz, the settling time of the filter to a full-scale input step is 8 ms max. This settling-time can be reduced to 3 × 1/(output
data rate) by synchronizing the step input change to a reset of the digital filter. In other words, if the step input takes place
with the FSYNC bit high, the settling-time time is 3 × 1/(output data rate) from when FSYNC returns low.
The 3 dB frequency is determined by the programmed first notch frequency according to the relationship:
filter 3 dB frequency = 0.262 × filter first notch frequency
B/U
A 0 in this bipolar/unipolar operation bit selects bipolar operation. This is the default (power-on or reset) status of this bit. A 1
in this bit selects unipolar operation.
BUF
With this buffer control bit low, the on-chip buffer on the analog input is shorted out. With the buffer shorted out, the current
flowing in the AVDD line is reduced to 250 μA (all gains at fCLK IN = 1 MHz and gain of 1 or 2 at fCLK IN = 2.4576 MHz) or 500 μA
(gains of 32 and 128 @ fCLK IN = 2.4576 MHz) and the output noise from the part is at its lowest. When this bit is high, the on-
chip buffer is in series with the analog input allowing the input to handle higher source impedances.
FSYNC
When this filter synchronization bit is high, the nodes of the digital filter, the filter control logic and the this bit goes low, the
modulator and filter start to process data and a valid word is available in 3 × 1/(output update rate), that is, the settling-time of
the filter. This FSYNC bit does not affect the digital interface and does not reset the DRDY output if it is low.
相關(guān)PDF資料
PDF描述
AD7715ARZ-3REEL IC ADC 16BIT SIGMA-DELTA 16SOIC
MS27656E9F44S CONN RCPT 4POS WALL MNT W/SCKT
AD7715ARZ-5REEL IC ADC 16BIT 5V 16-SOIC
VI-B64-IX-B1 CONVERTER MOD DC/DC 48V 75W
VI-2V1-MX-S CONVERTER MOD DC/DC 12V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7715ARUZ-5REEL71 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC
AD7715ARZ-3 功能描述:IC ADC 16BIT 3V 16-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD7715ARZ-31 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC
AD7715ARZ-3REEL 功能描述:IC ADC 16BIT SIGMA-DELTA 16SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
AD7715ARZ-3REEL1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*