- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10524 > AD7723BSZ (Analog Devices Inc)IC ADC 16BIT SIGMA-DELTA 44MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7723BSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/32頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT SIGMA-DELTA 44MQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1.2M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極；1 個(gè)差分，雙極 |
| 配用： | EVAL-AD7723CBZ-ND - BOARD EVALUATION FOR AD7723 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7723
Rev. C | Page 13 of 32
Table 8. Serial Mode Pin Function Descriptions
Pin
No.
Mnemonic
Description
1
DGND/DB2
Tie to DGND.
2
DGND/DB1
Tie to DGND.
3
DGND/DB0
Tie to DGND.
4
CFMT/RD
Serial Clock Format Logic Input. The clock format pin selects whether the serial data, SDO, is valid on the rising or
falling edge of the serial clock, SCO. When CFMT is logic low, serial data is valid on the falling edge of the serial clock,
SCO. If CFMT is logic high, SDO is valid on the rising edge of SCO.
5
DGND/DRDY
Tie to DGND.
30
DVDD/CS
Tie to DVDD.
31
DGND/DB15
Tie to DGND.
32
DGND/DB14
Tie to DGND.
33
SCR/DB13
Serial Clock Rate Select Input. With SCR set logic low, the serial clock output frequency, SCO, is equal to the CLKIN
frequency. A logic high sets it equal to one-half the CLKIN frequency.
34
SLDR/DB12
Serial Mode Low/High Output Data Rate Select Input. With SLDR set logic high, the low data rate is selected. A logic
low selects the high data rate. The high data rate corresponds to data at the output of the fourth decimation filter
(decimate by 16). The low data rate corresponds to data at the output of the fifth decimation filter (decimate by 32).
35
SLP/DB11
Serial Mode Low-Pass/Band-Pass Filter Select Input. With SLP set logic high, the low-pass filter response is selected.
A logic low selects band-pass.
36
TSI/DB10
Time Slot Logic Input. The logic level on TSI sets the active state of the DOE pin. With TSI set logic high, DOE enables
the SDO output buffer when it is a logic high and vice versa. TSI is used when two AD7723s are connected to the
same serial data bus. When this function is not needed, TSI and DOE should be tied low.
37
FSO/DB9
Frame Sync Output. FSO indicates the beginning of a word transmission on the SDO pin. Depending on the logic
level of the SFMT pin, the FSO signal is either a positive pulse approximately one SCO period wide or a frame pulse
that is active low for the duration of the 16-data bit transmission.
38
SDO/DB8
Serial Data Output. The serial data is shifted out MSB first, synchronous with the SCO. Serial Mode 1 data
transmissions last 32 SCO cycles. After the LSB is output, trailing zeros are output for the remaining 16 SCO cycles.
Serial Modes 2 and 3 data transmissions last 16 SCO cycles.
40
SCO/DB7
Serial Clock Output.
41
FSI/DB6
Frame Synchronization Logic Input. The FSI input is used to synchronize the AD7723 serial output data register to an
external source and to allow more than one AD7723, operated from a common master clock, to simultaneously
sample its analog input and update its output register.
42
SFMT/DB5
Serial Data Format Logic Input. The logic level on the SFMT pin selects the format of the FSO signal for Serial Mode 1.
A logic low makes the FSO output a pulse one SCO cycle wide at the beginning of a serial data transmission. With
SFMT set to a logic high, the FSO signal is a frame pulse that is active low for the duration of the 16-bit transmission.
For Serial Modes 2 and 3, SFMT should be tied high.
43
DOE/DB4
Data Output Enable Logic Input. The DOE pin controls the three-state output buffer of the SDO pin. The active state
of DOE is determined by the logic level on the TSI pin. When the DOE logic level equals the level on the TSI pin, the
serial data output, SDO, is active. Otherwise, SDO is high impedance. SDO can be three-state after a serial data
transmission by connecting DOE to FSO. In normal operations, TSI and DOE should be tied low.
44
DGND/DB3
Tie to DGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMIS41683CANN1G | TRANSCEIVER CAN 3.3V 14-SOIC |
| AD7572AANZ03 | IC ADC 12BIT HS LC2MOS 24DIP |
| VE-25N-IW-F3 | CONVERTER MOD DC/DC 18.5V 100W |
| VE-25N-IW-F2 | CONVERTER MOD DC/DC 18.5V 100W |
| VE-20V-MX | CONVERTER MOD DC/DC 5.8V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7723BSZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7723BSZ-REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7723BSZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7724 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual CMOS Modulators |
| AD7724ACPZ | 功能描述:IC MOD SIGMA-DELTA DUAL 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購(gòu)買時(shí)間 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。