t9 t
參數(shù)資料
型號： AD7760BSVZ-REEL
廠商： Analog Devices Inc
文件頁數(shù)： 15/37頁
文件大小： 0K
描述： IC ADC 24BIT 2.5MSPS 64TQFP
標準包裝： 1,500
位數(shù)： 24
采樣率（每秒）： 2.5M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 958mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 64-TQFP-EP（10x10）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 1 個差分，單極；1 個差分，雙極
AD7760
Rev. A | Page 21 of 36
INVALID DATA
MOD DATA M
MOD DATA M + 1
MOD D...
t9
t10
t20
DRDY
D[0:15]
MCLK
CS, RD/WR
t11
t19
t14
0
497
5-
0
52
Figure 45. AD7760 Modulator Output Mode (CDIV = 0, n is odd)
In the case where n is an odd number of MCLK cycles, the
modulator data output on Pins D [15:0] is output on the rising
edge of DRDY. In this case, the modulator data should be read
on the falling edge of MCLK when DRDY is logic low. Figure 45
shows timing details to be used when reading the modulator
output data where CDIV = 0 and there is an odd number of
MCLK cycles between the rising edge of RESET and the rising
edge of SYNC. The edge of MCLK that should be used under
these conditions is illustrated in Figure 45 by arrows on the
MCLK falling edges in question.
USING THE AD7760
IN MODULATOR OUTPUT MODE
The following is the recommended sequence for powering up
and using the AD7760:
1.
Apply power.
2.
Start the clock oscillator, applying MCLK.
3.
Take RESET low for a minimum of one MCLK cycle.
4.
Wait a minimum of two MCLK cycles after the rising edge
of RESET.
5.
Write to Control Register 2 to power up the ADC and the
differential amplifier as required. The correct clock divider
(CDIV) ratio should be programmed at this time.
6.
Write to Control Register 1 to set the bypass filter bits, BYP F1
and BYP F3, and the decimation rate bits, DEC [2:0], to 0.
7.
Wait a minimum of six MCLK cycles after the rising edge
of CS has been released.
8.
Take SYNC low for a minimum of four MCLK cycles, if
required, to synchronize multiple parts.
Using this sequence results in an even number of MCLK cycles
between the rising edge of RESET and the rising edge of SYNC.
Therefore, when using this sequence with CDIV = 0, the interface
timing shown in Figure 43 should be implemented.
Note that whether the number of MCLK cycles between the
rising edge of RESET and SYNC is odd or even is irrelevant
when the AD7760 is operated with CDIV = 1.
When using the AD7760 in modulator output mode, the offset,
gain, and overrange registers are not operational. The only
registers that can be used are Control Register 1 and Control
Register 2.
相關(guān)PDF資料
PDF描述
AD7762BSVZ-REEL IC ADC 24BIT 625KSPS 64TQFP
AD7763BSVZ IC ADC 24BIT SRL 625KSPS 64TQFP
AD7764BRUZ-REEL7 IC ADC 24BIT S/D 312KSPS 28TSSOP
AD7765BRUZ-REEL7 IC ADC 24BIT S/D 156KSPS 28TSSOP
AD7766BRUZ-RL7 IC ADC 24BIT 128KSPS SAR 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7761BSTZ 功能描述:16 Bit Analog to Digital Converter 8 Input 8 Sigma-Delta 64-LQFP (10x10) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):16 采樣率（每秒）:256k 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:SPI 配置:ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):三角積分 參考類型:外部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:- 特性:同步采樣 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（10x10） 標準包裝:1
AD7761BSTZ-RL 功能描述:16 Bit Analog to Digital Converter 8 Input 8 Sigma-Delta 64-LQFP (10x10) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):16 采樣率（每秒）:256k 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:SPI 配置:ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):三角積分 參考類型:外部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:- 特性:同步采樣 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（10x10） 標準包裝:1,500
AD7762 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD77628SVZ 制造商:Analog Devices 功能描述:
AD7762BCP 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 625KSPS 24BIT PARALLEL 48LFCSP - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*