VBIAS 2 32 MAIN DAC RANGE SUB DAC RANGE CHANNEL RANGE MIN CODE L" />
參數(shù)資料
型號: AD7809BSTZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 13/28頁
文件大?。?/td> 0K
描述: IC DAC 10BIT OCTAL PARALL 44TQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 1,500
設(shè)置時間: 1.5µs
位數(shù): 10
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 模擬和數(shù)字
功率耗散(最大): 99mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 8 電壓,雙極
采樣率(每秒): 667k
AD7804/AD7805/AD7808/AD7809
REV. A
–20–
VBIAS
2
32
MAIN DAC RANGE
SUB DAC
RANGE
CHANNEL RANGE MIN CODE LOADED TO SUB DAC
CHANNEL RANGE CENTER CODE LOADED TO SUB DAC
CHANNEL RANGE MAX CODE LOADED TO SUB DAC
VBIAS
32
VBIAS
62
32
VBIAS
1
32
VBIAS
3
32
VBIAS
31
32
VBIAS
33
32
VBIAS
61
32
VBIAS
63
32
Figure 28. Pictorial View of Transfer Function for Any DAC Channel
Grounding and Layout Techniques
To obtain optimum performance from the AD7804/AD7805/
AD7808/AD7809 care should be taken with the layout. Causes
for concern would be feedthrough from the interface bus onto
the analog circuitry particularly the reference pins and ground
loops. The board should be designed such that the analog and
digital sections are separated as much as possible. Ground plan-
ing and shielding should be used as much as possible. Digital
and analog ground planes should only be joined in one place to
avoid ground loops. The ideal place to join the ground planes is
at the analog and digital ground pins of the DAC. Alternatively
a star ground should be established on the board to which all
other grounds are returned. Good decoupling is important in
achieving optimum performance. All supplies, analog or digital,
should be decoupled with 10
F tantalum and 0.1 F ceramic
capacitors to their respective grounds, and should be as close as
possible to the pins of the device. The main aim of the bypass-
ing element is to maximize the charge stored in the bypass loop
while simultaneously minimizing the inductance of this loop.
Inductance in the loop acts as an impedance to high frequency
transients and results in power supply spiking. By keeping the
decoupling as close as possible to the device, the loop area is kept
to a minimum thus reducing the possibility of power supply spikes.
On the AD7805 the REFOUT pin of the device is located next
to the DB9 of the data bus, to reduce the risk of digital feed-
through and noise being coupled from the digital section onto
the reference, the REFOUT pin and any trace connected to it
should be shielded with analog ground. To reduce the noise on
this reference it should be decoupled with a 0.01
F capacitor to
analog ground, keeping the capacitor as close as possible to the
device. The comp pin which is the output from the internal
VDD/2 reference is located next to VOUTD on the DAC and is
sensitive to noise pickup and feedthrough from the DAC output
and thus should be shielded with analog ground to keep this
reference point as quiet as possible. The comp pin should be
decoupled both to AVDD and AGND with 1–10 nF ceramic
capacitors. The external REFIN pin should also be shielded
with analog ground from the digital pins located next to it.
The same precautions should be taken with the reference pins
on the AD7804/AD7808 to reduce the risk of noise pickup and
feedthrough.
Reference Settling Time
With the REFOUT on the AD7804/AD7805/AD7808/AD7809
decoupled with a 0.01
F capacitor to AGND it takes the
REFOUT approximately 2 ms to fully settle after taking the
device out of power down. When this capacitor is reduced to
1 nF the settling time reduces to 150
s. The size of the capaci-
tor required on the REFOUT depends to a large extent on the
layout, if the REFOUT is well shielded with AGND the size of
the capacitor can be reduced thus reducing the settling time for
the reference. The internal VDD/2 reference provided at the
comp pin when decoupled with a 1 nF capacitor to both AVDD
and AGND has very fast settling time, typically less than 500 ns.
相關(guān)PDF資料
PDF描述
MAX4373TESA IC AMP/COMP/REF +20V/V 8-SOIC
MAX4373HEUA IC AMP GAIN +100V/V PREC 8-UMAX
VI-24V-IV-F2 CONVERTER MOD DC/DC 5.8V 150W
DAC8043FP IC DAC 12BIT MULTIPLY CMOS 8-DIP
VE-2W0-MW-B1 CONVERTER MOD DC/DC 5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD780AN 功能描述:IC VREF SERIES SHUNT PREC 8-PDIP RoHS:否 類別:集成電路 (IC) >> PMIC - 電壓基準(zhǔn) 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 基準(zhǔn)類型:旁路,精度 輸出電壓:5V 容差:±0.5% 溫度系數(shù):100ppm/°C 輸入電壓:- 通道數(shù):1 電流 - 陰極:80µA 電流 - 靜態(tài):- 電流 - 輸出:15mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:TO-236-3,SC-59,SOT-23-3 供應(yīng)商設(shè)備封裝:SOT-23-3 包裝:帶卷 (TR) 其它名稱:LM4040CIM3-5.0MLTRLM4040CIM3-5.0MLTR-ND
AD780ANZ 功能描述:IC VREF SERIES SHUNT PREC 8-PDIP RoHS:是 類別:集成電路 (IC) >> PMIC - 電壓基準(zhǔn) 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 基準(zhǔn)類型:旁路,精度 輸出電壓:3V 容差:±0.5% 溫度系數(shù):100ppm/°C 輸入電壓:- 通道數(shù):1 電流 - 陰極:82µA 電流 - 靜態(tài):- 電流 - 輸出:15mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:6-TSSOP(5 引線),SC-88A,SOT-353 供應(yīng)商設(shè)備封裝:SC-70-5 包裝:帶卷 (TR) 其它名稱:296-20888-2
AD780AR 功能描述:IC VREF SERIES SHUNT PREC 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 電壓基準(zhǔn) 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 基準(zhǔn)類型:旁路,可調(diào)節(jié),精度 輸出電壓:1.24 V ~ 16 V 容差:±0.5% 溫度系數(shù):- 輸入電壓:1.24 V ~ 16 V 通道數(shù):1 電流 - 陰極:100µA 電流 - 靜態(tài):- 電流 - 輸出:20mA 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:TO-226-3、TO-92-3(TO-226AA)成形引線 供應(yīng)商設(shè)備封裝:TO-92-3 包裝:帶卷 (TR)
AD780AR-REEL7 功能描述:IC VREF SERIES SHUNT PREC 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 電壓基準(zhǔn) 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 基準(zhǔn)類型:旁路,可調(diào)節(jié),精度 輸出電壓:1.24 V ~ 16 V 容差:±0.5% 溫度系數(shù):- 輸入電壓:1.24 V ~ 16 V 通道數(shù):1 電流 - 陰極:100µA 電流 - 靜態(tài):- 電流 - 輸出:20mA 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:TO-226-3、TO-92-3(TO-226AA)成形引線 供應(yīng)商設(shè)備封裝:TO-92-3 包裝:帶卷 (TR)
AD780ARZ 功能描述:IC VREF SERIES SHUNT PREC 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 電壓基準(zhǔn) 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 基準(zhǔn)類型:旁路,精度 輸出電壓:3V 容差:±0.5% 溫度系數(shù):100ppm/°C 輸入電壓:- 通道數(shù):1 電流 - 陰極:82µA 電流 - 靜態(tài):- 電流 - 輸出:15mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:6-TSSOP(5 引線),SC-88A,SOT-353 供應(yīng)商設(shè)備封裝:SC-70-5 包裝:帶卷 (TR) 其它名稱:296-20888-2