- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5911 > AD781ANZ (Analog Devices Inc)IC AMP SAMPLE HOLD LP 5MA 8DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD781ANZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/8頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP SAMPLE HOLD LP 5MA 8DIP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 放大器類型： | 采樣和保持 |
| 電路數(shù)： | 1 |
| -3db帶寬： | 4MHz |
| 電流 - 輸入偏壓： | 50nA |
| 電流 - 電源： | 4mA |
| 電流 - 輸出 / 通道： | 5mA |
| 電壓 - 電源，單路/雙路(±)： | ±10.8 V ~ 13.2 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 8-PDIP |
| 包裝： | 管件 |
AD781
REV. A
–6–
DYNAMIC PERFORMANCE
The AD781 is compatible with 12-bit A-to-D converters in
terms of both accuracy and speed. The fast acquisition time, fast
hold settling time and good output drive capability allow the
AD781 to be used with high speed, high resolution A-to-D
converters like the AD674 and AD7672. The AD781’s fast
acquisition time provides high throughput rates for multichannel
data acquisition systems. Typically, the sample and hold can
acquire a 10 V step in less than 600 ns. Figure 1 shows the
settling accuracy as a function of acquisition time.
0.08
0.06
0.04
0.02
0
250
500
750
1000
ACQUISITION TIME – ns
V
ACQUISITION
ACCURACY
–
%
OUT
Figure 1. VOUT Settling vs. Acquisition Time
The hold settling determines the required time, after the hold
command is given, for the output to settle to its final specified
accuracy. The typical settling behavior of the AD781 is shown
in Figure 2. The settling time of the AD781 is sufficiently fast to
allow the SHA, in most cases, to directly drive an A-to-D
converter without the need for an added “start convert” delay.
Figure 2. Typical AD781 Hold Mode
HOLD MODE OFFSET
The dc accuracy of the AD781 is determined primarily by the
hold mode offset. The hold mode offset refers to the difference
between the final held output voltage and the input signal at the
time the hold command is given. The hold mode offset arises
from a voltage error introduced onto the hold capacitor by
charge injection of the internal switches. The nominal hold
mode offset is specified for a 0 V input condition. Over the
input range of –5 V to +5 V, the AD781 is also characterized for
an effective gain error and nonlinearity of the held value, as
shown in Figure 3. As indicated by the AD781 specifications,
the hold mode offset is very stable over temperature.
NONLINEARITY
GAIN ERROR
(V
HOLD – V
), mV
OUT
IN
V
, VOLTS
IN
–4
–5
–3
–2
–1
1
2
3
4+5
+1
HOLD MODE OFFSET
–1
Figure 3. Hold Mode Offset, Gain Error and Nonlinearity
For applications where it is important to obtain zero offset, the
hold mode offset may be nulled externally at the input to the
A-to-D converter. Adjustment of the offset may be accom-
plished through the A-to-D itself or by an external amplifier
with offset nulling capability (e.g., AD711). The offset will
change less than 0.5 mV over the specified temperature range.
SUPPLY DECOUPLING AND GROUNDING
CONSIDERATIONS
As with any high speed, high resolution data acquisition system,
the power supplies should be well regulated and free from exces-
sive high frequency noise (ripple). The supply connection to the
AD781 should also be capable of delivering transient currents to
the device. To achieve the specified accuracy and dynamic per-
formance, decoupling capacitors must be placed directly at both
the positive and negative supply pins to common. Ceramic type
0.1
F capacitors should be connected from V
CC and VEE to
common.
ANALOG
P.S.
DIGITAL
P.S.
+12V
C
–12V
C
+5V
0.1F
1F
AD781
DIGITAL
DATA
OUTPUT
SIGNAL GROUND
7
9
11
1
15
AD674
INPUTS
+
Figure 4. Basic Grounding and Decoupling Diagram
The AD781 does not provide separate analog and digital ground
leads as is the case with most A-to-D converters. The common
pin is the single ground terminal for the device. It is the refer-
ence point for the sampled input voltage and the held output
voltage and also the digital ground return path. The common
pin should be connected to the reference (analog) ground of the
A-to-D converter with a separate ground lead. Since the analog
and digital grounds in the AD781 are connected internally, the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 69190-212HLF | BERGSTIK II SR STRAIGHT RET |
| 77313-101-08 | HDR STR DR.100 DP |
| 77313-801-08LF | CONN HEADER .100 DUAL STR 8POS |
| AMP01GSZ | IC AMP INST PREC LN 120MA 20SOIC |
| 77311-122-07LF | CONN HEADER .100 SINGL STR 7POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD781JN | 功能描述:IC AMP SAMPLE HOLD LP 5MA 8DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD781JNZ | 功能描述:IC AMP SAMPLE HOLD LP 5MA 8DIP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD781SQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 700 ns Sample-and-Hold Amplifier |
| AD7820 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED uP-COMPATIBLE 8-BIT ADC WITH TRACK/HOLD FUNCTION |
| AD7820BCHIPS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。