- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10043 > AD7878JNZ (Analog Devices Inc)IC ADC 12BIT W/DSP INT 28-DIP PDF資料下載
參數(shù)資料
| 型號： | AD7878JNZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT W/DSP INT 28-DIP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | DSP |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 95.5mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 28-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，雙極 |
AD7878
–7–
REV. A
17 (16 read plus 1 write) operations all occur during tLOW time
periods, the conversion time will slip by 17 CLK IN cycles.
Therefore, if read or write operations can occur during tLOW
periods, it means that the conversion time for the ADC can vary
from 7
s to 9.12 s (assuming 8 MHz CLK IN). This calcula-
tion assumes there is a slippage of one CLK IN cycle for each
read or write operation.
INITIATING A CONVERSION
Conversion is initiated on the AD7878 by asserting the
CONVST
input. This
CONVST input is an asynchronous input indepen-
dent of either the ADC or DSP clocks. This is essential for applica-
tions where precise sampling in time is important. In these applica-
tions the signal sampling must occur at exactly equal intervals to
minimize errors due to sampling uncertainty or jitter. In these cases
the
CONVST input is driven from a tamer or some precise clock
source. On receipt of a
CONVST pulse, the AD7878 acknowl-
edges by taking the
BUSY output low. This BUSY output can be
used to ensure no bus activity while the track/hold goes from track
to hold mode (see Extended Read/Write section). The
CONVST
input must stay low for at least two CLK IN periods. The track/
hold amplifier switches from the track to hold mode on the rising
edge of
CONVST and conversion is also initiated at this point.
The
BUSY output returns high after the CONVST input goes high
and the ADC begins its successive approximation routine. Once
conversion has been initiated another conversion start should not
be attempted until the full conversion cycle has been completed.
Figure 5 shows the taming diagram for the conversion start.
In applications where precise sampling is not critical, the
CONVST pulse can be generated from a microprocessor WR
or
RD line gated with a decoded address (different from the
AD7878
CS address). Note that the CONVST pulse width
must be a minimum of two AD7878 CLK IN cycles.
Figure 5. Conversion Start Timing Diagram
READ/WRITE OPERATIONS
The AD7878 read/write operations consist of reading from the
FIFO memory and reading and writing from the status/control
register. These operations are controlled by the
CS, DMRD,
DMWR and ADD0 logic inputs. A description of these operations
is given in the following sections. In addition to the basic read/write
operations there is an extended read/write operation. This can
occur if a read/write operation occurs during a
CONVST pulse.
This extended read/write is intended for use with microproces-
sors that can be driven into a WAIT state, and the scheme is
recommended for applications where an external timer controls
the
CONVST input asynchronously to the microprocessor read/
write operations.
Basic Read Operation
Figure 6 shows the timing diagram for a basic read operation on
the AD7878.
CS and DMRD going low accesses data from
either the status/control register or the FIFO memory. A read
operation with ADD0 low accesses data from the FIFO while a
read with ADD0 high accesses data from the status/ control
register.
Figure 6. Basic Read Operation
Basic Write Operation
A basic write operation to the AD7878 status/control register
consists of bringing
CS and DMWR low with ADD0 high. In-
ternally these signals are gated with CLK IN to provide an
internal REGISTER ENABLE signal (see Figure 7). The pulse
width of this REGISTER ENABLE signal is effectively the
overlap between the CLK IN low time and the
DMWR pulse.
This may result in shorter write pulse widths, data setup times
and data hold times than those given by the microprocessor.
The timing on the AD7878 timing diagram of Figure 8 is there-
fore given with respect to the internal REGISTER ENABLE
signal rather than the
DMWR signal.
Figure 7.
DMWR Internal Logic
Figure 8. Basic Write Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V801L15PFI8 | IC SYNC FIFO 256X9 15NS 64QFP |
| LTC1350ISW | IC TXRX 3.3V EIA/TIA-562 28-SOIC |
| VE-B6F-MW-F4 | CONVERTER MOD DC/DC 72V 100W |
| MS3106R28-11SX | CONN PLUG 22POS STRAIGHT W/SCKT |
| VI-B1Z-MX | CONVERTER MOD DC/DC 2V 30W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7878JP | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel 28-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC IC - Bulk |
| AD7878JPZ | 功能描述:IC ADC 12BIT W/DSP INT 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7878JPZ-REEL | 功能描述:IC ADC 12BIT W/DSP 28PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7878KN | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel 28-Pin PDIP W 制造商:Rochester Electronics LLC 功能描述:COMPLETE 12 BIT ADC IC - Bulk |
| AD7878KP | 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC IC - Bulk 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。