參數(shù)資料
型號(hào): AD7890BRZ-4REEL
廠商: Analog Devices Inc
文件頁數(shù): 6/28頁
文件大?。?/td> 0K
描述: IC DAS 12BIT 8CH 24-SOIC
標(biāo)準(zhǔn)包裝: 1,000
類型: 數(shù)據(jù)采集系統(tǒng)(DAS)
分辨率(位): 12 b
采樣率(每秒): 117k
數(shù)據(jù)接口: 串行
電壓電源: 單電源
電源電壓: 5V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 帶卷 (TR)
AD7890
Rev. C | Page 14 of 28
When using the device in the external-clocking mode, the
output register can be read at any time and the most up-to-date
conversion result is obtained. However, reading data from the
output register or writing data to the control register during
conversion or during the 500 ns prior to the next CONVST
results in reduced performance from the part. A read operation
to the output register has the most effect on performance with
the signal-to-noise ratio likely to degrade, especially when
higher serial clock rates are used while the code flicker from the
part also increases (see the Performance section).
Figure 7 shows the timing and control sequence required to
obtain optimum performance from the part in the external
clocking mode. In the sequence shown, conversion is initiated
on the rising edge of CONVST and new data is available in the
output register of the AD7890 5.9 μs later. Once the read
operation has taken place, a further 500 ns should be allowed
before the next rising edge of CONVST to optimize the settling
of the track/hold before the next conversion is initiated.
The diagram shows the read operation and the write operation
taking place in parallel. On the sixth falling edge of SCLK in the
write sequence the internal pulse is initiated. Assuming MUX OUT
is connected to SHA IN, 2 μs are required between this sixth
falling edge of SCLK and the rising edge of CONVST to allow
for the full acquisition time of the track/hold amplifier. With
the serial clock rate at its maximum of 10 MHz, the achievable
throughput rate for the part is 5.9 μs (conversion time) plus 0.6
μs (six serial clock pulses before internal pulse is initiated) plus
2 μs (acquisition time). This results in a minimum throughput
time of 8.5 μs (equivalent to a throughput rate of 117 kHz). If
the part is operated with a slower serial clock, it affects the
achievable throughput rate for optimum performance.
RFS
TFS
500ns MIN
CONVST
SCLK
NEXT CONVERSION
START COMMAND
CONVERSION IS
INITIATED AND
TRACK/HOLD GOES
INTO HOLD
CONVERSION
ENDS 5.9s
LATER
SERIAL READ
AND WRITE
OPERATIONS
READ AND WRITE
OPERATIONS SHOULD END
500ns PRIOR TO NEXT
RISING EDGE OF CONVST
tCONVERT
01
35
7-
00
7
Figure 7. External Clocking (Slave) Mode Timing Sequence for Optimum Performance
相關(guān)PDF資料
PDF描述
M83723/75R14047 CONN PLUG 4POS STRAIGHT W/SCKT
VI-B1L-IU-F2 CONVERTER MOD DC/DC 28V 200W
VE-B1N-IU-F4 CONVERTER MOD DC/DC 18.5V 200W
MS27484E14F35SA CONN PLUG 37POS STRAIGHT W/SCKT
MS27473T22F21S CONN PLUG 21POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7890SQ-10 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LC2MOS 8CH 12B Data Acquisition System RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7890SQ-2 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LC2MOS 8CH 12B Data Acquisition System RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7890SQ-4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LC2MOS 8CH 12B Data Acquisition System RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7891AP1 制造商:Analog Devices 功能描述:
AD7891AP-1 功能描述:IC DAS 12BIT 8CH 44-PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤