參數(shù)資料
型號: AD7982BRMZRL7
廠商: Analog Devices Inc
文件頁數(shù): 10/24頁
文件大?。?/td> 0K
描述: IC ADC 18BIT 7.0MW 1MSPS 10-MSOP
產(chǎn)品培訓(xùn)模塊: Motor Control
設(shè)計資源: Converting a Single-Ended Signal with AD7982 Differential PulSAR ADC (CN0032)
Precision Single-Supply Differential ADC Driver for Industrial-Level Signals (CN0180)
標準包裝: 1,000
系列: PulSAR®
位數(shù): 18
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 8.6mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個差分,單極
AD7982
Data Sheet
Rev. B | Page 18 of 24
CS MODE, 3-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7982 is connected
to an SPI-compatible digital host having an interrupt input.
The connection diagram is shown in Figure 31, and the
corresponding timing is given in Figure 32.
With SDI tied to VIO, a rising edge on CNV initiates a
conversion, selects the CS mode, and forces SDO to high
impedance. SDO is maintained in high impedance until the
completion of the conversion irrespective of the state of CNV.
Prior to the minimum conversion time, CNV can be used to
select other SPI devices, such as analog multiplexers, but CNV
must be returned low before the minimum conversion time
elapses and then held low for the maximum possible conversion
time to guarantee the generation of the busy signal indicator.
When the conversion is complete, SDO goes from high
impedance to low impedance. With a pull-up on the SDO line,
this transition can be used as an interrupt signal to initiate the
data reading controlled by the digital host. The AD7982 then
enters the acquisition phase and powers down. The data bits are
then clocked out, MSB first, by subsequent SCK falling edges.
The data is valid on both SCK edges. Although the rising edge
can be used to capture the data, a digital host using the SCK
falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the optional 19th SCK falling edge
or when CNV goes high (whichever occurs first), SDO returns
to high impedance.
If multiple AD7982s are selected at the same time, the SDO
output pin handles this contention without damage or induced
latch-up. Meanwhile, it is recommended to keep this contention
as short as possible to limit extra power dissipation.
AD7982
SDI
SDO
CNV
SCK
CONVERT
DATA IN
CLK
DIGITAL HOST
VIO
06513-
018
IRQ
VIO
47k
Figure 31. CS Mode, 3-Wire with Busy Indicator Connection Diagram (SDI High)
SDO
D17
D16
D1
D0
tDIS
SCK
1
2
3
17
18
19
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
CNV
CONVERSION
ACQUISITION
tCONV
tCYC
ACQUISITION
SDI = 1
tCNVH
tACQ
06513-
019
Figure 32. CS Mode, 3-Wire with Busy Indicator Serial Interface Timing (SDI High)
相關(guān)PDF資料
PDF描述
IDT72201L15PF IC FIFO 256X9 SYNC 15NS 32-TQFP
MS3102R22-27S CONN RCPT 9POS BOX MNT W/SCKT
IDT72V201L15PFI8 IC FIFO SYNC 256X9 15NS 32-TQFP
LTC2140IUP-14#PBF IC ADC DUAL 14BIT 25 MSPS 64-QFN
IDT72V201L10PF8 IC FIFO SYNC 256X9 10NS 32-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7983 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.33 MSPS PulSAR ADC in MSOP/QFN
AD79831 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN)
AD7983BCPZ-R2 功能描述:IC ADC 16BIT 1.33MSPS 10LFCSP 制造商:analog devices inc. 系列:* 包裝:帶卷(TR) 零件狀態(tài):Digi-Key 停止供應(yīng) 封裝/外殼:10-WFDFN 裸露焊盤,CSP 供應(yīng)商器件封裝:10-LFCSP-WD(3x3) 標準包裝:250
AD7983BCPZ-RL 功能描述:IC ADC 16BIT 1.33MSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7983BCPZ-RL7 功能描述:IC ADC 16BIT 1.33MSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極