參數(shù)資料
型號(hào): AD7986BCPZ-RL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 15/28頁(yè)
文件大?。?/td> 0K
描述: IC ADC 18BIT 2MSPS SAR 20LFCSP
產(chǎn)品培訓(xùn)模塊: Motor Control
標(biāo)準(zhǔn)包裝: 1,500
位數(shù): 18
采樣率(每秒): 2M
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 34mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 20-LFCSP-VQ
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個(gè)差分,雙極
AD7986
Rev. B | Page 22 of 28
CS MODE, 4-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7986 is connected
to an SPI-compatible digital host with an interrupt input and
when it is desired to keep CNV, which is used to sample the
analog input, independent of the signal used to select the data
reading. This independence is particularly important in
applications where low jitter on CNV is desired. This mode is
only available in normal conversion mode (TURBO = low).
The connection diagram is shown in Figure 31, and the
corresponding timing is given in Figure 32.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback. (If SDI and CNV are low, SDO is
driven low.) Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers,
but SDI must be returned low before the minimum conversion
time elapses and then held low for the maximum possible
conversion time to guarantee the generation of the busy signal
indicator. When the conversion is complete, SDO goes from
high impedance to low impedance. With a pull-up on the SDO
line, this transition can be used as an interrupt signal to initiate
the data readback controlled by the digital host. The AD7986
then enters the acquisition phase and powers down. The data
bits are then clocked out, MSB first, by subsequent SCK falling
edges. The data is valid on both SCK edges. Although the rising
edge can be used to capture the data, a digital host using the
SCK falling edge allows a faster reading rate, provided that it
has an acceptable hold time. After the optional 19th SCK falling
edge or SDI going high (whichever occurs first), SDO returns to
high impedance.
AD7986
SDI
SDO
CNV
SCK
CONVERT
DATA IN
CLK
DIGITAL HOST
IRQ
VIO
47k
CS1
TURBO
07956-
024
Figure 31. CS Mode, 4-Wire with Busy Indicator Connection Diagram
(I/O QUIET
TIME)
SDO
D17
D16
D1
D0
tDIS
tQUIET
SCK
1
2
3
17
18
19
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI
CNV
tSSDICNV
tHSDICNV
TURBO = 0
07956-
025
Figure 32. CS Mode, 4-Wire with Busy Indicator Serial Interface Timing
相關(guān)PDF資料
PDF描述
AD7988-1BRMZ-RL7 IC ADC 16BIT SRL 100KSPS 10MSOP
AD7991YRJZ-1RL IC ADC 12BIT 4CH I2C SOT23-8
AD7992BRMZ-1REEL IC ADC 12BIT 2CHAN I2C 10MSOP
AD7994BRUZ-1 IC ADC 12BIT 4CHAN I2C 16TSSOP
AD800-52BR IC CLK\DATA RECOVERY PLL 20-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7986BCPZ-U1 制造商:Analog Devices 功能描述:16-BIT, 10MSPS PULSAR DIFFERENTIAL ADC - Rail/Tube
AD7986XCPZ-U1 制造商:Analog Devices 功能描述:16-BIT, 10MSPS PULSAR DIFFERENTIAL ADC - Rail/Tube
AD7988-1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power
AD7988-1_1208 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power PulSAR ADCs in MSOP/LFCSP (QFN)
AD7988-1BCPZ 制造商:Analog Devices 功能描述:ADC 100KSPS 16BIT SPI 10LFCSP 制造商:Analog Devices 功能描述:ADC, 100KSPS, 16BIT, SPI, 10LFCSP 制造商:Analog Devices 功能描述:ADC, 100KSPS, 16BIT, SPI, 10LFCSP, Resolution (Bits):16bit, Sampling Rate:100kSP 制造商:Analog Devices 功能描述:ADC, 100KSPS, 16BIT, SPI, 10LFCSP, Resolution (Bits):16bit, Sampling Rate:100kSPS, Digital IC Case Style:QFN, No. of Pins:10, Input Channel Type:Pseudo Differential, Data Interface:Microwire, QSPI, SPI, Operating Temperature , RoHS Compliant: Yes