參數(shù)資料
型號: AD7986BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 13/28頁
文件大小: 0K
描述: IC ADC 18BIT 2MSPS SAR 20LFCSP
產(chǎn)品培訓模塊: Motor Control
標準包裝: 1
位數(shù): 18
采樣率(每秒): 2M
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 34mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-VFQFN 裸露焊盤,CSP
供應商設備封裝: 20-LFCSP-VQ
包裝: 托盤
輸入數(shù)目和類型: 1 個差分,雙極
產(chǎn)品目錄頁面: 780 (CN2011-ZH PDF)
AD7986
Rev. B | Page 20 of 28
CS MODE, 3-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7986 is connected
to an SPI-compatible digital host having an interrupt input.
It is only available in normal conversion mode (TURBO = low).
The connection diagram is shown in Figure 27, and the
corresponding timing is given in Figure 28.
With SDI tied to VIO, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. SDO
is maintained in high impedance until the completion of the
conversion irrespective of the state of CNV. Prior to the minimum
conversion time, CNV can be used to select other SPI devices,
such as analog multiplexers, but CNV must be returned low
before the minimum conversion time elapses and then held low
for the maximum possible conversion time to guarantee the
generation of the busy signal indicator.
When the conversion is complete, SDO goes from high imped-
ance to low impedance. With a pull-up on the SDO line, this
transition can be used as an interrupt signal to initiate the data
reading controlled by the digital host. The AD7986 then enters
the acquisition phase and powers down. The data bits are then
clocked out, MSB first, by subsequent SCK falling edges. The
data is valid on both SCK edges. Although the rising edge can
be used to capture the data, a digital host using the SCK falling
edge allows a faster reading rate, provided that it has an acceptable
hold time. After the optional 19th SCK falling edge, SDO returns
to high impedance.
If multiple AD7986 devices are selected at the same time, the
SDO output pin handles this contention without damage or
induced latch-up. Meanwhile, it is recommended to keep this
contention as short as possible to limit extra power dissipation.
AD7986
SDI
SDO
CNV
SCK
CONVERT
DATA IN
CLK
DIGITAL HOST
VIO
IRQ
VIO
47k
TURBO
07956-
020
Figure 27. CS Mode, 3-Wire with Busy Indicator Connection Diagram (SDI High)
SDO
D17
D16
D1
D0
tDIS
SCK
1
2
3
17
18
19
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
CNV
CONVERSION
ACQUISITION
tCONV
tCYC
ACQUISITION
TURBO = 0
SDI = 1
tCNVH
tACQ
tQUIET
(QUIET
TIME)
07956-
021
Figure 28. CS Mode, 3-Wire with Busy Indicator Serial Interface Timing (SDI High)
相關PDF資料
PDF描述
VI-J6J-MY-F3 CONVERTER MOD DC/DC 36V 50W
VI-J6H-MY-F1 CONVERTER MOD DC/DC 52V 50W
VI-J60-MY-F2 CONVERTER MOD DC/DC 5V 50W
VI-J5F-MY-F2 CONVERTER MOD DC/DC 72V 50W
VI-J5D-MY-F4 CONVERTER MOD DC/DC 85V 50W
相關代理商/技術參數(shù)
參數(shù)描述
AD7986BCPZ-RL7 功能描述:IC ADC 18BIT 2MSPS SAR 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7986BCPZ-U1 制造商:Analog Devices 功能描述:16-BIT, 10MSPS PULSAR DIFFERENTIAL ADC - Rail/Tube
AD7986XCPZ-U1 制造商:Analog Devices 功能描述:16-BIT, 10MSPS PULSAR DIFFERENTIAL ADC - Rail/Tube
AD7988-1 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power
AD7988-1_1208 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power PulSAR ADCs in MSOP/LFCSP (QFN)