- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5776 > AD8037ARZ-REEL7 (Analog Devices Inc)IC OPAMP VF ULDIST LN 70MA 8SOIC PDF資料下載
參數(shù)資料
| 型號： | AD8037ARZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP VF ULDIST LN 70MA 8SOIC |
| 標準包裝： | 750 |
| 系列： | CLAMPIN™ |
| 放大器類型： | 電壓反饋 |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 1500 V/µs |
| -3db帶寬： | 270MHz |
| 電流 - 輸入偏壓： | 3µA |
| 電壓 - 輸入偏移： | 2000µV |
| 電流 - 電源： | 18.5mA |
| 電流 - 輸出 / 通道： | 70mA |
| 電壓 - 電源，單路/雙路(±)： | ±3 V ~ 6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
| 配用： | AD8037-EB-ND - BOARD EVAL FOR AD8037 |
AD8036/AD8037
REV. B
–17–
closed-loop gain at the output. For instance, to set an output
limit of
±1 V for an AD8037 operating at a gain of 3.0, V
H and
VL would need to be set to +0.333 V and –0.333 V, respectively.
The only restriction on using the AD8036’s and AD8037’s
+VIN, VL, VH pins as inputs is that the maximum voltage differ-
ence between +VIN and VH or VL should not exceed 6.3 V, and
all three voltages be within the supply voltage range. For example,
if VL is set at –3 V, then VIN should not exceed +3.3 V.
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
INPUT VOLTAGE – +VIN
1.6
0.6
1.2
0.8
1.0
1.4
OUTPUT
VOLTAGE
–
V
OUT
AD8036
OUTPUT CLAMP AMP
CLAMP ERROR – 25mV
AD8036
CLAMP ERROR – >200mV
OUTPUT CLAMP
Figure 7. Output Clamp Error vs. Input Clamp Error
AD8036/AD8037 APPLICATIONS
The AD8036 and AD8037 use a unique input clamping circuit
to perform the clamping function. As a result, they provide the
clamping function better than traditional output clamping
devices and provide additional flexibility to perform other
unique applications.
There are, however, some restrictions on circuit configurations;
and some calculations need to be performed in order to figure
the clamping level, as a result of clamping being performed at
the input stage.
The major restriction on the clamping feature of the AD8036/
AD8037 is that clamping occurs only when using the amplifiers
in the noninverting mode. To clamp in an inverting circuit, an
additional inverting gain stage is required. Another restriction is
that VH be greater than VL, and that each be within the output
voltage range of the amplifier (
±3.9 V). V
H can go below ground
and VL can go above ground as long as VH is kept higher than VL.
Unity Gain Clamping
The simplest circuit for calculating the clamp levels is a unity
gain follower as shown in Figure 8. In this case, the AD8036
should be used since it is compensated for noninverting unity gain.
This circuit will clamp at an upper voltage set by VH (the voltage
applied to Pin 8) and a lower voltage set by VL (the voltage
applied to Pin 5).
Clamping with Gain
Figure 9 shows an AD8037 configured for a noninverting gain
of two. The AD8037 is used in this circuit since it is compen-
sated for gains of two or greater and provides greater bandwidth.
In this case, the high clamping level at the output will occur at
+5V
RF
140
–5V
130
VH
VL
VIN
VOUT
0.1 F
10 F
0.1 F
AD8036
0.1 F10 F
VH
0.1 F
VL
Figure 8. Unity Gain Noninverting Clamp
2
× VH and the low clamping level at the output will be 2 × VL.
The equations governing the output clamp levels in circuits con-
figured for noninverting gain are:
VCH = G
× V
H
VCL = G
× V
L
where:
VCH is the high output clamping level
VCL is the low output clamping level
G is the gain of the amplifier configuration
VH is the high input clamping level (Pin 8)
VL is the low input clamping level (Pin 5)
*Amplifier offset is assumed to be zero.
+5V
RF
274
–5V
100
VH
VL
VIN
VOUT
0.1 F
10 F
0.1 F
AD8037
0.1 F10 F
VH
0.1 F
VL
RG
274
49.9
Figure 9. Gain of Two Noninverting Clamp
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADA4004-4ARZ-R7 | IC OPAMP GP 12MHZ QUAD 14SOIC |
| AD8004ARZ-14-REEL7 | IC OPAMP CF QUAD LP LDIST 14SOIC |
| 600CJ | FUSE 600A 600V CERAM BODY CSA |
| AD648KRZ-REEL7 | IC OPAMP BIFET 1MHZ DUAL 8SOIC |
| AD622AR | IC AMP INST LP 18MA 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8037-EB | 功能描述:BOARD EVAL FOR AD8037 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
| AD8037SRZ-EP | 功能描述:IC OPAMP VF LP LN LDIST 8SOIC 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):在售 放大器類型:電壓反饋 電路數(shù):1 輸出類型:- 壓擺率:1500 V/μs -3db 帶寬:270MHz 電流 - 輸入偏置:3μA 電壓 - 輸入失調(diào):2mV 電流 - 電源:18.5mA 電流 - 輸出/通道:70mA 電壓 - 電源，單/雙（±）:±3 V ~ 6 V 工作溫度:-55°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商器件封裝:8-SOIC 標準包裝:1 |
| AD8037SRZ-EP-R7 | 功能描述:Voltage Feedback Amplifier 1 Circuit 8-SOIC 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 放大器類型:電壓反饋 電路數(shù):1 輸出類型:- 壓擺率:1500 V/μs 增益帶寬積:- -3db 帶寬:270MHz 電流 - 輸入偏置:3μA 電壓 - 輸入失調(diào):2mV 電流 - 電源:18.5mA 電流 - 輸出/通道:70mA 電壓 - 電源，單/雙（±）:±3 V ~ 6 V 工作溫度:-55°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商器件封裝:8-SOIC 標準包裝:1,000 |
| AD8038 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD8038_04 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 350 MHz Voltage Feedback Amplifiers |
發(fā)布緊急采購，3分鐘左右您將得到回復。