- 您現在的位置：買賣IC網 > PDF目錄10001 > AD807A-155BRZ (Analog Devices Inc)IC RECEIVER FIBER OPTIC 16SOIC PDF資料下載
參數資料
| 型號： | AD807A-155BRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 7/12頁 |
| 文件大小： | 0K |
| 描述： | IC RECEIVER FIBER OPTIC 16SOIC |
| 標準包裝： | 1 |
| 類型： | 接收器 |
| 驅動器/接收器數： | 0/1 |
| 規(guī)程： | SDHj Sonet |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SOIC |
| 包裝： | 管件 |
REV. B
AD807
–4–
DEFINITION OF TERMS
Maximum, Minimum and Typical Specifications
Specifications for every parameter are derived from statistical
analyses of data taken on multiple devices from multiple wafer
lots. Typical specifications are the mean of the distribution of
the data for that parameter. If a parameter has a maximum (or a
minimum), that value is calculated by adding to (or subtracting
from) the mean six times the standard deviation of the distribution.
This procedure is intended to tolerate production variations: if the
mean shifts by 1.5 standard deviations, the remaining 4.5 standard
deviations still provide a failure rate of only 3.4 parts per million.
For all tested parameters, the test limits are guardbanded to
account for tester variation to thus guarantee that no device is
shipped outside of data sheet specifications.
Input Sensitivity and Input Overdrive
Sensitivity and Overdrive specifications for the Quantizer involve
offset voltage, gain and noise. The relationship between the logic
output of the quantizer and the analog voltage input is shown in
Figure 1.
For sufficiently large positive input voltage the output is always
Logic 1 and similarly, for negative inputs, the output is always
Logic 0. However, the transitions between output Logic Levels 1
and 0 are not at precisely defined input voltage levels, but occur
over a range of input voltages. Within this Zone of Confusion,
the output may be either 1 or 0, or it may even fail to attain
a valid logic state. The width of this zone is determined by the
input voltage noise of the quantizer (650
V at the 1 × 10–10
confidence level). The center of the Zone of Confusion is the
quantizer input offset voltage (
±500 V maximum). Input Over-
drive is the magnitude of signal required to guarantee correct
logic level with 1
× 10–10 confidence level.
With a single-ended PIN-TIA (Figure 3), ac coupling is used and
the inputs to the Quantizer are dc biased at some common-mode
potential. Observing the Quantizer input with an oscilloscope
probe at the point indicated shows a binary signal with average
value equal to the common-mode potential and instantaneous
values both above and below the average value. It is convenient
to measure the peak-to-peak amplitude of this signal and call the
minimum required value the Quantizer Sensitivity. Referring to
Figure 1, since both positive and negative offsets need to be
accommodated, the Sensitivity is twice the Overdrive. The AD807
Quantizer has 2 mV Sensitivity.
With a differential TIA (Figure 3), Sensitivity seems to improve
from observing the Quantizer input with an oscilloscope probe.
This is an illusion caused by the use of a single-ended probe. A
1 mV peak-to-peak signal appears to drive the AD807 Quantizer.
However, the single-ended probe measures only half the signal.
The true Quantizer input signal is twice this value since the
other Quantizer input is a complementary signal to the sig-
nal being observed.
Response Time
Response time is the delay between removal of the input signal
and indication of Loss of Signal (LOS) at SDOUT. The response
time of the AD807 (1.5
s maximum) is much faster than the
SONET/SDH requirement (3
s ≤ response time ≤ 100 s). In
practice, the time constant of the ac coupling at the Quantizer
input determines the LOS response time.
Nominal Center Frequency
This is the frequency at which the VCO will oscillate with the
loop damping capacitor, CD, shorted.
Tracking Range
This is the range of input data rates over which the AD807 will
remain in lock.
Capture Range
This is the range of input data rates over which the AD807 will
acquire lock.
Static Phase Error
This is the steady-state phase difference, in degrees, between the
recovered clock sampling edge and the optimum sampling instant,
which is assumed to be halfway between the rising and falling
edges of a data bit. Gate delays between the signals that define
static phase error, and IC input and output signals prohibit
direct measurement of static phase error.
Data Transition Density,
ρ
This is a measure of the number of data transitions, from “0” to
“1” and from “1” to “0,” over many clock periods.
ρ is the ratio
(0
≤ ρ ≤ 1) of data transitions to bit periods.
Jitter
This is the dynamic displacement of digital signal edges from
their long term average positions, measured in degrees rms or
Unit Intervals (UI). Jitter on the input data can cause dynamic
phase errors on the recovered clock sampling edge. Jitter on the
recovered clock causes jitter on the retimed data.
Output Jitter
This is the jitter on the retimed data, in degrees rms, due to a
specific pattern or some pseudorandom input data sequence
(PRN Sequence).
Jitter Tolerance
Jitter Tolerance is a measure of the AD807’s ability to track a
jittery input data signal. Jitter on the input data is best thought
of as phase modulation, and is usually specified in unit intervals.
The PLL must provide a clock signal that tracks the phase
modulation in order to accurately retime jittered data. In order
for the VCO output to have a phase modulation that tracks the
input jitter, some modulation signal must be generated at the
output of the phase detector. The modulation output from the
phase detector can only be produced by a phase error between
its data input and its clock input. Hence, the PLL can never
perfectly track jittered data. However, the magnitude of the
phase error depends on the gain around the loop. At low fre-
quencies, the integrator of the AD807 PLL provides very high
gain, and thus very large jitter can be tracked with small phase
errors between input data and recovered clock. At frequencies
closer to the loop bandwidth, the gain of the integrator is much
smaller, and thus less input jitter can be tolerated. The AD807
output will have a bit error rate less than 1
× 10–10 when in lock
and retiming input data that has the CCITT G.958 specified
jitter applied to it.
Jitter Transfer (Refer to Figure 11)
The AD807 exhibits a low-pass filter response to jitter applied to
its input data.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B6P-MX-B1 | CONVERTER MOD DC/DC 13.8V 75W |
| VE-B5D-MY | CONVERTER MOD DC/DC 85V 50W |
| VI-B6N-MX-B1 | CONVERTER MOD DC/DC 18.5V 75W |
| MS27484E14B18PD | CONN PLUG 18POS STRAIGHT W/PINS |
| MS27484E14B5PD | CONN PLUG 5POS STRAIGHT W/PINS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD807A-155BRZRL | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD807A-155BRZRL7 | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD807ACHIPS | 功能描述:0/1 Receiver SDH Sonet Die 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):上次購買時間 類型:接收器 協(xié)議:SDH 同步光網絡 驅動器/接收器數:0/1 雙工:- 接收器滯后:- 數據速率:- 電壓 - 電源:4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:- 供應商器件封裝:模具 標準包裝:1 |
| AD808-622BR | 功能描述:IC FIBER OPTIC RCVR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD808-622BRRL | 功能描述:IC FIBER OPTIC RCVR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。