- 您現在的位置：買賣IC網 > PDF目錄373935 > AD808 (Analog Devices, Inc.) Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming(具有量化器和時鐘恢復和數據再定時功能的光纖接收器) PDF資料下載
參數資料
| 型號： | AD808 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming(具有量化器和時鐘恢復和數據再定時功能的光纖接收器) |
| 中文描述： | 光纖接收器與量化和時鐘恢復和數據重定時（具有量化器和時鐘恢復和數據再定時功能的光纖接收器） |
| 文件頁數： | 9/12頁 |
| 文件大?。?/td> | 116K |
| 代理商： | AD808 |
AD808
REV. 0
–9–
USING T HE AD808
Acquisition T ime
T his is the transient time, measured in bit periods, that required
for the AD808 to lock onto the input data from its free running
state.
Ground Planes
T he use of one ground plane for connections to both analog and
digital grounds is recommended.
Power Supply Connections
T he use of a 10
μ
F capacitor between V
CC
and ground is recom-
mended. T he +5 V power supply connection to V
CC2
should be
carefully isolated. T he V
CC2
pin is used inside the AD808 to
provide the CLK OUT and DAT AOUT signals.
Use a 0.1
μ
F decoupling capacitor between IC power supply
input and ground. T his decoupling capacitor should be posi-
tioned as closed to the IC as possible. Refer to the schematic in
Figure 15 for advised connections.
T ransmission Lines
Use 50
transmission line for PIN, NIN, CLK OUT , and
DAT AOUT signals.
T erminations
Use metal, thick-film, 1% termination resistors for PIN, NIN,
CLK OUT , and DAT AOUT signals. T hese termination resistors
must be positioned as close to the IC as possible.
Use individual connections, not daisy chained, for connections
from the +5 V to load resistors for PIN, NIN, CLK OUT , and
DAT AOUT signals.
Loop Damping Capacitor, C
D
A ceramic capacitor may be used for the loop damping capaci-
tor. Using a 0.47
μ
F,
±
20% capacitor provides < 0.1 dB jitter
peaking.
AD808 Output Squelch Circuit
A simple P-channel FET circuit can be used in series with the
Output Signal ECL Supply (V
CC2
, Pin 3) to squelch clock and
data outputs when SDOUT indicates a loss of signal (Figure
16). T he V
CC2
supply pin draws roughly 72 mA (14 mA for each
of 4 ECL loads, plus 16 mA for all 4 ECL output stages). T his
means that selection of a FET with ON RESIST ANCE of
0.5
will affect the common mode of the ECL outputs by
only 36 mV.
1
2
5
6
7
3
4
8
16
15
12
11
10
14
13
9
V
EE
SDOUT
AV
CC2
PIN
NIN
AV
CC1
THRADJ
AV
EE
DATAOUTN
DATAOUTP
CLKOUTN
CLKOUTP
V
CC1
CF1
CF2
V
CC2
AD808
TO V
CC1
, AV
CC
, AV
CC2
P_FET
BYPASS
CAP
5V
Figure 16. Squelch Circuit Schematic
相關PDF資料 |
PDF描述 |
|---|---|
| AD8091ART-R2 | Low Cost, High Speed Rail-to-Rail Amplifiers |
| AD8091ARTZ-R2 | Low Cost, High Speed Rail-to-Rail Amplifiers |
| AD8091ARTZ-R7 | Low Cost, High Speed Rail-to-Rail Amplifiers |
| AD8091ARTZ-RL | Low Cost, High Speed Rail-to-Rail Amplifiers |
| AD8091ARZ | Low Cost, High Speed Rail-to-Rail Amplifiers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD808-622BR | 功能描述:IC FIBER OPTIC RCVR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD808-622BRRL | 功能描述:IC FIBER OPTIC RCVR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD808-622BRRL7 | 制造商:Analog Devices 功能描述:Fiber Optic Receiver 16-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:FIBER OPTIC RECEIVER - 622 MBPS - Bulk |
| AD808-622BRZ | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD808-622BRZRL7 | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。