- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11804 > AD8153ACPZ (Analog Devices Inc)IC SW MUX/DEMUX SGL BUFF 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8153ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 9/24頁(yè) |
| 文件大小： | 0K |
| 描述： | IC SW MUX/DEMUX SGL BUFF 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | XStream™ |
| 應(yīng)用： | 2:1 多路復(fù)用器/1:2 多路分配器 |
| 接口： | I²C |
| 電源電壓： | 3 V ~ 3.6 V |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-EP（5x5） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁(yè)面： | 801 (CN2011-ZH PDF) |
| 配用： | AD8153-EVALZ-ND - BOARD EVALUATION FOR AD8153 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD8153
Rev. 0 | Page 17 of 24
I2C DATA READ
To read data from the AD8153 register set, a microcontroller, or
any other I2C master, needs to send the appropriate control
signals to the AD8153 slave device. The steps to be followed are
listed below, where the signals are controlled by the I2C master
unless otherwise specified. A diagram of the procedure can be
seen in Figure 33.
1. Send a start condition (while holding the SCL line high, pull
the SDA line low).
2. Send the AD8153 part address (seven bits) whose upper
four bits are the static value b1001 and whose lower three
bits are controlled by the input pins I2C_ADDR[2:0]. This
transfer should be MSB first.
3. Send the write indicator bit (0).
4. Wait for the AD8153 to acknowledge the request.
5. Send the register address (eight bits) from which data is to
be read. This transfer should be MSB first. The register
address is kept in memory in the AD8153 until the part is
reset or the register address is written over with the same
procedure (Step 1 to Step 6).
6. Wait for the AD8153 to acknowledge the request.
7. Send a repeated start condition (while holding the SCL line
high, pull the SDA line low).
8. Send the AD8153 part address (seven bits) whose upper
four bits are the static value b1001 and whose lower three
bits are controlled by the input pins I2C_ADDR[1:0]. This
transfer should be MSB first.
9. Send the read indicator bit (1).
10. Wait for the AD8153 to acknowledge the request.
11. The AD8153 then serially transfers the data (eight bits) held
in the register indicated by the address set in Step 5.
12. Acknowledge the data.
13. Send a stop condition (while holding the SCL line high, pull
the SDA line high) and release control of the bus.
14. Send a repeated start condition (while holding the SCL line
high, pull the SDA line low) and continue with Step 2 of the
write procedure (see the I2C Data Write section) to perform
a write.
15. Send a repeated start condition (while holding the SCL line
high, pull the SDA line low) and continue with Step 2 of this
procedure to perform a read from another address.
16. Send a repeated start condition (while holding the SCL line
high, pull the SDA line low) and continue with Step 8 of this
procedure to perform a read from the same address.
The AD8153 read process is shown in Figure 33. The SCL signal
is shown along with a general read operation and a specific
example. In the example, Data 0x49 is read from Address 0x6D
of an AD8153 part with a part address of 0x4B. The part address is
seven bits wide and is composed of the AD8153 static upper
four bits (b1001) and the pin programmable lower three bits
(I2C_ADDR[2:0]). In this example, the I2C_ADDR bits are set
to b011. In Figure 33, the corresponding step number is visible
in the circle under the waveform. The SCL line is driven by the
I2C master and never by the AD8153 slave. As for the SDA line,
the data in the shaded polygons is driven by the AD8153,
whereas the data in the nonshaded polygons is driven by the I2C
master. The end phase case shown is that of 13a.
It is important to note that the SDA line only changes when the
SCL line is low, except for the case of sending a start, stop, or
repeated start condition, as in Step 1, Step 7, and Step 13. In
Figure 33, A is the same as ACK in Figure 32. Equally, Sr
represents a repeated start where the SDA line is brought high
before SCL is raised. SDA is then dropped while SCL is still high.
SCL
SDA
(GENERAL CASE)
SDA
(EXAMPLE)
START
FIXED PART
ADDR
[2:0]
R
W A
REGISTER ADDR
A
DATA
A
STOP
12
3
4
25
6
7
8
9
06
39
3-
00
5
10
11
12
13a
8
Sr
FIXED PART
ADDR
[2:0]
R
W A
Figure 33. I2C Read Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467E15B97SA | CONN PLUG 12POS STRAIGHT W/SCKT |
| V28C36H100BG2 | CONVERTER MOD DC/DC 36V 100W |
| V28C36H100BG | CONVERTER MOD DC/DC 36V 100W |
| AD9393BBCZ-80 | IC INTERFACE 80MHZ HDMI 76CSPBGA |
| V28C36H100BF2 | CONVERTER MOD DC/DC 36V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8153ACPZ-RL7 | 功能描述:IC SW MUX/DEMUX SGL BUFF 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:XStream™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD8153-EVALZ | 功能描述:BOARD EVALUATION FOR AD8153 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:XStream™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD8153XCPZ | 制造商:Analog Devices 功能描述:SINGLE-LANE 3.2GBPS 2:1 MUX / 1:2 DEMUX SWITCH 32-PIN LFCSP - Bulk |
| AD8155 | 制造商:AD 制造商全稱:Analog Devices 功能描述:6.5 Gbps Dual Buffer Mux/Demux |
| AD8155ACPZ | 功能描述:IC MUX/DEMUX DUAL BUFFER 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:XStream™ 其它有關(guān)文件:STG4159 View All Specifications 標(biāo)準(zhǔn)包裝:5,000 系列:- 功能:開關(guān) 電路:1 x SPDT 導(dǎo)通狀態(tài)電阻:300 毫歐 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±1.65 V ~ 4.8 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:7-WFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:7-覆晶 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。