參數(shù)資料
型號： AD8155ACPZ-R7
廠商： Analog Devices Inc
文件頁數(shù)： 11/36頁
文件大?。?/td> 0K
描述： IC MUX/DEMUX DUAL BUFFER 64LFCSP
標準包裝： 750
系列： XStream™
功能： 多路復用器/多路分解器
電路： 2 x 2:1
電壓電源： 單電源
電壓 - 電源，單路/雙路(±)： 1.6 V ~ 3.6 V
電流 - 電源： 735mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應商設備封裝： 64-LFCSP-VQ（9x9）
包裝： 帶卷 (TR)
AD8155
Rev. 0 | Page 19 of 36
Lane Disables
By default, the receivers and transmitters enable in an on-demand
fashion according to the state of the SEL[1:0], LB_[A:C], and
BICAST pins or to the state of the equivalent registers in serial
control mode. Register 0x40, Register 0x80, and Register 0xC0
implement per-lane disables for the receivers, and Register 0x48,
Register 0x88, and Register 0xC8 implement per-lane transmit-
ter disables. These disables override the default settings. Each
bit in the register is named for the lane and function it disables.
For example, RXDIS B0 disables the receiver on Lane 0 of Port B
whereas TXDIS C1 disables the Lane 1 transmitter of Port C
(see Table 11).
Lane Inversion: P/N Swap
The receiver P/N swap function is a convenience intended to
allow the user to implement the equivalent of a board-level
routing crossover in a much smaller area while eliminating vias
(impedance discontinuities) that compromise the high frequency
integrity of the signal path. Using this feature to correct an
inversion downstream of the receiver may require the user to be
aware of the sign of the data when switching connectivity (the
mux/demux path). The feature is available on a per-lane setting
through Register 0x44, Register 0x84, and Register 0xC4.
Setting the bit true flips the sign sense of the P and N inputs for
the associated lane. The default setting is 0 (no inversion).
Table 11. Per-Lane Disables
Address
Port
Default
Register Name
Bit
Bit Name
Functionality Description
0x40
Port A
0x00
RX[A/B/C] disable
7:4
Reserved
Set to 0
0x80
Port B
0x00
3:2
Reserved
0xC0
Port C
0x00
1
RXDIS [A/B/C]1
0: RX Port [A/B/C], Lane 1, enabled
1: RX Port [A/B/C], Lane 1, disabled
0
RXDIS [A/B/C]0
0: RX Port [A/B/C], Lane 0, enabled
1: RX Port [A/B/C], Lane 0, disabled
0x48
Port A
0x00
TX[A/B/C] disable
7:4
Reserved
Set to 0
0x88
Port B
0x00
3:2
Reserved
0xC8
Port C
0x00
1
TXDIS [A/B/C]1
0: TX Port [A/B/C], Lane 1, enabled
1: TX Port [A/B/C], Lane 1, disabled
0
TXDIS [A/B/C]0
0: TX Port [A/B/C], Lane 0, enabled
1: TX Port [A/B/C], Lane 0, disabled
Table 12. Lane Inversion
Address
Port
Default
Register Name
Bit
Bit Name
Functionality Description
0x44
Port A
0x00
RX[A/B/C] P/N swap
7:2
Reserved
Set to 0
0x84
Port B
0x00
1
PN[A/B/C]1
0: Lane 1, noninverted
1: Lane 1, inverted
0xC4
Port C
0x00
0
PN[A/B/C]0
0: Lane 0, noninverted
1: Lane 0, inverted
Table 13. Port-Level EQ Setting
Address
Port
Default
Register Name
Bit
Bit Name
Functionality Description
0x41
Port A
0x00
RX[A/B/C] EQ setting
7:4
Reserved
Set to 0
0x81
Port B
0x00
3:0
[A/B/C]EQ[3:0]
0xC1
Port C
0x00
相關PDF資料
PDF描述
AD7512DIKP IC SWITCH DUAL SPDT 20PLCC
ADG526AKR IC MULTIPLEXER 16X1 28SOIC
ADG506AKNZ IC MULTIPLEXER 16X1 28DIP
ADG506AKN IC MULTIPLEXER 16X1 28DIP
SY55859LMG TR IC CROSSPOINT SWITCH DUAL 32MLF
相關代理商/技術參數(shù)
參數(shù)描述
AD8155-EVALZ 制造商:AD 制造商全稱:Analog Devices 功能描述:6.5 Gbps Dual Buffer Mux/Demux
AD8155XCPZ 制造商:Analog Devices 功能描述:
AD8156 制造商:AD 制造商全稱:Analog Devices 功能描述:6.25 Gbps 4】4 Digital Crosspoint Switch with EQ
AD8156ABCZ 功能描述:IC SWITCH XPT 4X4 W/EQ 49CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:XStream™ 特色產(chǎn)品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD8156-EVALZ 制造商:AD 制造商全稱:Analog Devices 功能描述:6.25 Gbps 4】4 Digital Crosspoint Switch with EQ
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*