參數(shù)資料
型號(hào): AD8330ACPZ-R7
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 15/32頁(yè)
文件大?。?/td> 0K
描述: IC AMP VGA 150MHZ LN LP 16LFCSP
標(biāo)準(zhǔn)包裝: 1
放大器類(lèi)型: 可變?cè)鲆?br>
電路數(shù): 1
輸出類(lèi)型: 差分,滿(mǎn)擺幅
轉(zhuǎn)換速率: 1500 V/µs
-3db帶寬: 150MHz
電流 - 輸入偏壓: 100nA
電流 - 電源: 20mA
電壓 - 電源,單路/雙路(±): 2.7 V ~ 6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 16-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 16-LFCSP-VQ
包裝: 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面: 775 (CN2011-ZH PDF)
配用: AD8330-EVALZ-ND - BOARD EVAL FOR AD8330
其它名稱(chēng): AD8330ACPZ-R7DKR
AD8330
Data Sheet
Rev. F | Page 22 of 32
FREQUENCY (Hz)
90
50k
CM
RR
(
d
B)
–10
10
30
50
70
M
0
1
M
1
k
0
1
80
0
20
40
60
10M
OFST: ENABLED
DISABLED
VDBS = 1.5V
VDBS = 0.75V
VDBS = 0V
03217-
060
Figure 59. Input CMRR vs. Frequency for Various Values of VDBS
FREQUENCY (Hz)
30
1M
–600
P
HAS
E
(
Deg
rees)
–20
–30
–10
0
10
20
–400
–300
–200
–100
0
LINE 1
LINE 3
LINE 4
LINE 2
LINE 4
LINE 1
LINE 3
LINE 2
10M
100M
500M
–500
03217-
061
G
AI
N
(
d
B)
Figure 60. AC Gain and Phase for Various Loading Conditions
When driving a single-sided load, either OPHI or OPLO can be
used. These outputs are very symmetric, so the only effect of
this choice is to select the desired polarity. However, when the
frequency range of interest extends to the upper limits of the
AD8330, a dummy resistor of the same value should be attached
to the unused output. Figure 60 illustrates the ac gain and phase
response for various loads and VDBS = 0.75 V. Line 1 shows the
unloaded (CL = 12 pF) case for reference; the gain is 6 dB lower
(20 dB) using only the single-sided output. Adding a 75 Ω load
from OPHI to an ac ground results in Line 2. The gain becomes
a factor of ×1.5 V or 3.54 dB lower, but artifacts of the output
common-mode control loop appear in both the magnitude and
phase response.
Adding a dummy 75 Ω to OPLO results in Line 3: the gain is a
further 2.5 dB lower, at about 14 dB. The CM artifacts are no
longer present but a small amount of peaking occurs. If objec-
tionable, this can be eliminated by raising both of the capacitors
on the output pins to 25 pF, as shown in Line 4 of Figure 60.
The gain reduction incurred both by using only one output and
by the additional effect of loading can be overcome by taking
advantage of the VMAG feature, provided primarily for just such
circumstances. Thus, to restore the basic gain in the first case
(Line 1), a 1 V source should be applied to this pin; to restore the
gain in the second case, this voltage should be raised by a factor
of ×1.5 to 1.5 V. In Case 3 and Case 4, a further factor of ×1.33
is needed to make up the 2.5 dB loss, that is, VMAG should be
raised to 2 V. With the restoration of gain, the peak output
swing at the load is, likewise restored to ±2 V.
Pulse Operation
When using the AD8330 in applications where its transient
response is of greater interest and the outputs are conveyed to
their loads via coaxial cables, the added capacitances can slightly
differ in value, and can be placed either at the sending or load
end of the cables, or divided between these nodes. Figure 61
shows an illustrative example where dual, 1 meter, 75 Ω cables
are driven through dc-blocking capacitors and are independently
terminated at ground level.
Because of the considerable variation between applications,
only general recommendations can be made with regard to
minimizing pulse overshoot and droop. The former can be
optimized by adding small load capacitances, if necessary;
the latter requires the use of sufficiently large capacitors (C1).
Figure 62 shows typical results for VDBS = 0.24 V, a square wave
input amplitude of 450 mV (the actual combination is not
important), a rise time of 2 ns, and VMAG raised to 2.0 V. In the
upper waveforms, the load capacitors are both zero, and a small
amount of overshoot is visible; with 40 pF, the response is cleaner.
A shunt capacitance of 20 pF from OPHI to OPLO has a similar
effect. Coupling capacitors for this demonstration are suffi-
ciently large to prevent any visible droop over this time scale.
The outputs at the load side eventually assume a mean value of
zero, with negative and positive excursions depending on the
duty cycle.
COMM
OPHI
INLO
OPLO
INHI
VPSI
VPSO
CMOP
MODE
VDBS
CMGN
VMAG
OFST
R
T
N
C
L
B
N
E
VPOS
BIAS AND
V-REF
GAIN INTERFACE
CM MODE AND
OFFSET CONTROL
OUTPUT
STAGES
OUTPUT
CONTROL
VGA CORE
NC
CD2
CD3
RD2
VS 2.7V–6V
C1
CL1
CL2
RL1
RL2
03217-
062
Figure 61. Driving Dual Cables with Grounded Loads
相關(guān)PDF資料
PDF描述
PEC18SBBN CONN HEADER .100 SINGL R/A 18POS
AD706JRZ IC OPAMP GP DUAL PREC 15MA 8SOIC
AD8368ACPZ-REEL7 IC AMP VGA 24LFCSP
PBC14SACN CONN HEADER .100 SINGL STR 14POS
PBC14SABN CONN HEADER .100 SINGL STR 14POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8330ACPZ-RL 功能描述:IC AMP VGA 150MHZ LN LP 16LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 放大器類(lèi)型:音頻 電路數(shù):2 輸出類(lèi)型:- 轉(zhuǎn)換速率:5 V/µs 增益帶寬積:12MHz -3db帶寬:- 電流 - 輸入偏壓:100nA 電壓 - 輸入偏移:500µV 電流 - 電源:6mA 電流 - 輸出 / 通道:50mA 電壓 - 電源,單路/雙路(±):4 V ~ 32 V,±2 V ~ 16 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
AD8330ARQ 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Single R-R O/P 6V 16-Pin QSOP Tube 制造商:Rochester Electronics LLC 功能描述:QSOP SINGLE VGA - Bulk 制造商:Analog Devices 功能描述:IC AMP DIFFERENTIAL
AD8330ARQ-REEL 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Single R-R O/P 6V 16-Pin QSOP T/R
AD8330ARQ-REEL7 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Single R-R O/P 6V 16-Pin QSOP T/R
AD8330ARQZ 功能描述:IC AMP VGA 150MHZ LN LP 16QSOP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類(lèi)型:通用 電路數(shù):4 輸出類(lèi)型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源,單路/雙路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱(chēng):LM324ADTBR2G-NDLM324ADTBR2GOSTR