- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8627 > AD8332ARUZ (Analog Devices Inc)IC VGA DUAL W/PREAMP LN 28-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD8332ARUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC VGA DUAL W/PREAMP LN 28-TSSOP |
| 標準包裝： | 1 |
| 系列： | X-AMP® |
| 類型： | 可變增益放大器 |
| 應(yīng)用： | 信號處理 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 775 (CN2011-ZH PDF) |
| 配用： | AD8332-EVALZ-ND - BOARD EVAL FOR AD8332 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD8331/AD8332/AD8334
Rev. G | Page 25 of 56
The linear-in-dB, gain control interface is trimmed for slope and
absolute accuracy. The gain range is +48 dB, extending from
4.5 dB to +43.5 dB in LO gain and +7.5 dB to +55.5 dB in HI
gain mode. The slope of the gain control interface is 50 dB/V,
and the gain control range is 40 mV to 1 V. Equation 1 and
Equation 2 are the expressions for gain.
GAIN (dB) = 50 (dB/V) × VGAIN 6.5 dB, (HILO = LO)
(1)
or
GAIN (dB) = 50 (dB/V) × VGAIN + 5.5 dB, (HILO = HI)
(2)
The ideal gain characteristics are shown in Figure 73.
60
50
40
30
20
10
0
–10
0
0.2
0.4
0.6
0.8
1.0
1.1
GA
IN
(
d
B
)
VGAIN (V)
03
19
9-
0
73
HILO = HI
HILO = LO
ASCENDING GAIN MODE
DESCENDING GAIN MODE
(WHERE AVAILABLE)
Figure 73. Ideal Gain Control Characteristics
The gain slope is negative with MODE pulled high (where
available), as follows:
GAIN (dB) = 50 (dB/V) × VGAIN + 45.5 dB, (HILO = LO)
(3)
or
GAIN (dB) = 50 (dB/V) × VGAIN + 57.5 dB, (HILO = HI)
(4)
The LNA converts a single-ended input to a differential output
with a voltage gain of 19 dB. If only one output is used, the gain
is 13 dB. The inverting output is used for active input impedance
termination. Each of the LNA outputs is capacitively coupled to
a VGA input. The VGA consists of an attenuator with a range of
48 dB followed by an amplifier with 21 dB of gain for a net gain
range of 27 dB to +21 dB. The X-AMP, gain interpolation
technique results in low gain error and uniform bandwidth, and
differential signal paths minimize distortion.
The final stage is a logic programmable amplifier with gains of
3.5 dB or 15.5 dB. The LO and HI gain modes are optimized for
12-bit and 10-bit ADC applications, in terms of output-referred
noise and absolute gain range. Output voltage limiting can be
programmed by the user.
LOW NOISE AMPLIFIER (LNA)
relies on a proprietary ultralow noise preamplifier at the beginning
of the signal chain, which minimizes the noise contribution in the
following VGA. Active impedance control optimizes noise per-
formance for applications that benefit from input matching.
A simplified schematic of the LNA is shown in Figure 74. INH
is capacitively coupled to the source. A bias generator establishes dc
input bias voltages of 3.25 V and centers the output common-
mode levels at 2.5 V. A capacitor CLMD (can be the same value as
the input coupling capacitor CINH) is connected from the LMD
pin to ground to decouple the LMD bus. The LMD pin is not
useable for configuring the LNA as a differential input amplifier.
03
199
-07
4
RS
CINH
CSH
I0
Q1
Q2
VPOS
VCM
BIAS
LOP
INH
3.25V
–a
LON
TO
VGA
2.5V
CLMD
LMD
CIZ
RIZ
60
40
80
Figure 74. Simplified LNA Schematic
The LNA supports differential output voltages as high as 5 V p-p,
with positive and negative excursions of ±1.25 V, about a
common-mode voltage of 2.5 V. Because the differential gain
magnitude is 9, the maximum input signal before saturation is
±275 mV or +550 mV p-p. Overload protection ensures quick
recovery time from large input voltages. Because the inputs are
capacitively coupled to a bias voltage near midsupply, very large
inputs can be handled without interacting with the ESD protection.
Low value feedback resistors and the current-driving capability
of the output stage allow the LNA to achieve a low input-referred
voltage noise of 0.74 nV/√Hz. This is achieved with a current
consumption of only 11 mA per channel (55 mW). On-chip
resistor matching results in precise single-ended gains of 4.5×
(9× differential), critical for accurate impedance control. The use
of a fully differential topology and negative feedback minimizes
distortion. Low HD2 is particularly important in second harmonic
ultrasound imaging applications. Differential signaling enables
smaller swings at each output, further reducing third-order
distortion.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5629RBRUZ-2-RL7 | IC DAC 12BIT I2C/SRL 16TSSOP |
| SY88149HALMG | IC AMP LIMITING 1.25GBPS 16QFN |
| VE-27H-MW-B1 | CONVERTER MOD DC/DC 52V 100W |
| VI-B32-MX-S | CONVERTER MOD DC/DC 15V 75W |
| MAX3747AEUB+ | IC AMP LIMITING SFP 10-UMAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8332ARUZ | 制造商:Analog Devices 功能描述:IC PRE-AMP ULTRA LOW NOISE |
| AD8332ARUZ-R7 | 功能描述:IC AMP VAR GAIN 2CHAN 28TSSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:X-AMP® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:60 系列:- 類型:可變增益放大器 應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤 |
| AD8332ARUZ-RL | 功能描述:IC AMP VAR GAIN 2CHAN 28TSSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:X-AMP® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:60 系列:- 類型:可變增益放大器 應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤 |
| AD8332-EVAL | 制造商:Analog Devices 功能描述:DUAL VGA - Bulk |
| AD8332-EVALZ | 功能描述:BOARD EVAL FOR AD8332 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:X-AMP® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。