參數(shù)資料
型號: AD9117-DPG2-EBZ
廠商: Analog Devices Inc
文件頁數(shù): 43/52頁
文件大?。?/td> 0K
描述: IC DAC DUAL 14BIT LO PWR 40LFCSP
標準包裝: 1
系列: TxDAC®
DAC 的數(shù)量: 2
位數(shù): 14
采樣率(每秒): 125M
數(shù)據(jù)接口: 串行
DAC 型: 電流
工作溫度: -40°C ~ 85°C
已供物品:
已用 IC / 零件: AD9117
AD9114/AD9115/AD9116/AD9117
Data Sheet
Rev. C | Page 48 of 52
DIFFERENTIAL BUFFERED OUTPUT
USING AN OP AMP
A dual op amp (see the circuit shown in Figure 104) can be
used in a differential version of the single-ended buffer shown
in Figure 103. Figure 104 is a simplified schematic. The REFIO
pin must be buffered to keep the load current less than 100 nA.
The same RC network is used to form a one-pole differential,
low-pass filter to isolate the op amp inputs from the high
frequency images produced by the DAC outputs. The feedback
resistors, RFB, determine the differential peak-to-peak signal swing
by the formula
VOUT = 2 × RFB × IFS
The maximum and minimum single-ended voltages out of the
amplifier are, respectively,
+
×
=
B
FB
REF
MAX
R
V
1
VMIN = VMAX RFB × IFS
The common-mode voltage of the differential output is
determined by the formula
VCM = VMAX RFB × IFS
AD9114/AD9115/
AD9116/AD9117
IOUTP
IOUTN
RFB
VOUT
REFIO 34
28
RS
AVSS 25
CF
C
RFB
RB
CF
RS
RB
29
+
ADA4841-2
+
ADA4841-2
07466-
065
Figure 104. Single-Supply Differential Buffer
AUXILIARY DACs
The DACs of the AD9114/AD9115/AD9116/AD9117 feature
two versatile and independent 10-bit auxiliary DACs suitable
for dc offset correction and similar tasks.
Because the AUXDACs are driven through the SPI port, they
should never be used in timing-critical applications, such as
inside analog feedback loops.
To keep the pin count reasonable, these auxiliary DACs each
share a pin with the corresponding FSADJx resistor. They are,
therefore, usable only when enabled and when that DAC is
operated on its internal full-scale resistors. A simple I-to-V
converter is implemented on-chip with selectable shunt resistors
(3.2 kΩ to 16 kΩ) such that if REFIO is set to exactly 1 V, REFIO/2
equals 0.5 V and the following equation describes the no load
output voltage:
16
5
.
1
V
5
.
0
=
S
DAC
OUT
R
I
V
Figure 105 illustrates the function of all the SPI bits controlling
these DACs with the exception of the QAUXEN (Register 0x0A)
and IAUXEN (Register 0x0C) bits and gating to prohibit
RS < 3.2 kΩ.
+
OP AMP
AUXDAC
[9:0]
AVDD
RNG0
RNG1
REFIO
2
16k 16k
16k
4k 8k
OFS2
OFS1
OFS0
(OFS > 4 = 4)
AUX
PIN
RNG: 00 = 125A
fS
01 = 62A
fS
10 = 31A
fS
11 = 16A
fS
07466-
066
Figure 105. AUXDAC Simplified Circuit Diagram
The SPI speed limits the update rate of the auxiliary DACs. The
data is inverted such that IAUXDAC is full scale at 0x000 and zero
at 0x1FF, as shown in Figure 106.
3.0
2.8
2.6
2.4
2.2
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
10
20
30
40
50
60
70
80
90
100
120 130
DAC CURRENT (A)
O
U
T
PU
T
(V)
110
ROFFSET = 3.3k
ROFFSET = 4k
ROFFSET = 5.3k
ROFFSET = 8k
ROFFSET = 16k
OP AMP OUTPUT VOLTAGE vs.
CHANGES IN ROFFSET AND DAC CURRENT IN A
07466-
067
Figure 106. AUXDAC Op Amp Output vs. Current, AVDD = 3.3 V No Load,
AUXDAC 0x1FF to 0x000
相關(guān)PDF資料
PDF描述
AD9114-DPG2-EBZ IC DAC DUAL 8BIT LO PWR 40LFCSP
AD9115-DPG2-EBZ IC DAC DUAL 10BIT LO PWR 40LFCSP
0210490184 CABLE JUMPER 1.25MM .229M 12POS
RCM15DCCN-S189 CONN EDGECARD 30POS R/A .156 SLD
CDB4382A BOARD EVAL FOR CS4382A DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9117-EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9117, DUAL, 8-/10-/12-/14BIT LOW PWR DGTL-TO-A - Boxed Product (Development Kits)
AD9119 制造商:AD 制造商全稱:Analog Devices 功能描述:11-/14-Bit, 5.6 GSPS, RF Digital-to-Analog Converter
AD91191Z 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:450MHZ SHARC PROCESSOR W/5 MBITS RAM - Trays
AD9119BBCZ 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 11b 5.6 GSPS DAC (AdjRate: 2.8GSPS) RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
AD9119BBCZ 制造商:Analog Devices 功能描述:DAC 11BIT 5.6GSPS BGA-160 制造商:Analog Devices 功能描述:DAC, 11BIT, 5.6GSPS, BGA-160