- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10090 > AD9212ABCPZRL7-40 (Analog Devices Inc)IC ADC 10BIT SRL 40MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9212ABCPZRL7-40 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT SRL 40MSPS 64LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 40M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 功率耗散（最大）： | 560mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 16 個(gè)單端，單極；8 個(gè)差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Data Sheet
AD9212
Rev. E | Page 23 of 56
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9212 sample clock inputs
(CLK+ and CLK) should be clocked with a differential signal.
This signal is typically ac-coupled into the CLK+ and CLK pins
via a transformer or capacitors. These pins are biased internally
and require no additional biasing.
Figure 51 shows the preferred method for clocking the AD9212.
The low jitter clock source is converted from single-ended to
differential using an RF transformer. The back-to-back Schottky
diodes across the secondary transformer limit clock excursions
into the AD9212 to approximately 0.8 V p-p differential. This
helps prevent the large voltage swings of the clock from feeding
through to other portions of the AD9212, and it preserves the
fast rise and fall times of the signal, which are critical to low
jitter performance.
0.1F
SCHOTTKY
DIODES:
HSM2812
CLK+
50
100
CLK–
CLK+
ADC
AD9212
Mini-Circuits
ADT1–1WT, 1:1Z
XFMR
05
96
8-
02
2
Figure 51. Transformer-Coupled Differential Clock
Another option is to ac-couple a differential PECL signal to the
sample clock input pins as shown in Figure 52. The AD9510/
drivers offers excellent jitter performance.
100
0.1F
240
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
501
CLK
150 RESISTORS ARE OPTIONAL.
CLK–
CLK+
ADC
AD9212
PECL DRIVER
05968-
023
CLK+
CLK–
Figure 52. Differential PECL Sample Clock
100
0.1F
501
LVDS DRIVER
501
CLK
150 RESISTORS ARE OPTIONAL.
CLK–
CLK+
ADC
AD9212
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
059
68-
02
4
CLK+
CLK–
Figure 53. Differential LVDS Sample Clock
In some applications, it is acceptable to drive the sample clock
inputs with a single-ended CMOS signal. In such applications,
CLK+ should be driven directly from a CMOS gate, and the
CLK pin should be bypassed to ground with a 0.1 μF capacitor
in parallel with a 39 kΩ resistor (see Figure 54). Although the
CLK+ input circuit supply is AVDD (1.8 V), this input is
designed to withstand input voltages of up to 3.3 V, making the
selection of the drive logic voltage very flexible.
0.1F
39k
CMOS DRIVER
501
OPTIONAL
100
0.1F
CLK
150 RESISTOR IS OPTIONAL.
CLK–
CLK+
ADC
AD9212
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
05
96
8-
0
25
CLK+
Figure 54. Single-Ended 1.8 V CMOS Sample Clock
0.1F
CMOS DRIVER
501
OPTIONAL
100
CLK
150 RESISTOR IS OPTIONAL.
0.1F
CLK–
CLK+
ADC
AD9212
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
05
96
8-
02
6
CLK+
Figure 55. Single-Ended 3.3 V CMOS Sample Clock
Clock Duty Cycle Considerations
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals. As a result, these ADCs may
be sensitive to the clock duty cycle. Commonly, a 5% tolerance is
required on the clock duty cycle to maintain dynamic performance
characteristics. The AD9212 contains a duty cycle stabilizer (DCS)
that retimes the nonsampling edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows a wide range
of clock input duty cycles without affecting the performance of
the AD9212. When the DCS is on, noise and distortion perfor-
mance are nearly flat for a wide range of duty cycles. However,
some applications may require the DCS function to be off. If so,
keep in mind that the dynamic range performance can be affected
when operated in this mode. See the Memory Map section for
more details on using this feature.
The duty cycle stabilizer uses a delay-locked loop (DLL) to
create the nonsampling edge. As a result, any changes to the
sampling frequency require approximately eight clock cycles
to allow the DLL to acquire and lock to the new rate.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B3J-IV-F4 | CONVERTER MOD DC/DC 36V 150W |
| VI-B3J-IV-F3 | CONVERTER MOD DC/DC 36V 150W |
| LTC2230CUP#TRPBF | IC ADC 10BIT 170MSPS 64-QFN |
| VI-B3J-IV-F2 | CONVERTER MOD DC/DC 36V 150W |
| 97-3106A-20-15S | CONN PLUG 7POS W/SOCKETS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9212ABCPZRL7-65 | 功能描述:IC ADC 10BIT SRL 65MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9212BCPZ-40 | 制造商:Analog Devices 功能描述:ADC Octal Pipelined 40Msps 10-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 10BIT ADC 40/65MSPS 1.8V SMD 制造商:Analog Devices 功能描述:IC, 10BIT ADC, 40/65MSPS, 1.8V, SMD |
| AD9212BCPZ-65 | 制造商:Analog Devices 功能描述:ADC Octal Pipelined 65Msps 10-bit Serial 64-Pin LFCSP EP |
| AD9212BCPZRL7-40 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9212BCPZRL7-65 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。