- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373960 > AD9224ARS (ANALOG DEVICES INC) Complete 12-Bit 40 MSPS Monolithic A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9224ARS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Complete 12-Bit 40 MSPS Monolithic A/D Converter |
| 中文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數(shù)： | 10/24頁 |
| 文件大小： | 309K |
| 代理商： | AD9224ARS |
AD9224
–10–
REV. A
REFERENCE OPERATION
The AD9224 contains an onboard bandgap reference that
provides a pin strappable option to generate either a 1 V or 2 V
output. With the addition of two external resistors, the user can
generate reference voltages other than 1 V and 2 V. Another
alternative is to use an external reference for designs requiring
enhanced accuracy and/or drift performance. See Table II for a
summary of the pin-strapping options for the AD9224 refer-
ence configurations.
Figure 16 shows a simplified model of the internal voltage
reference of the AD9224. A pin strappable reference ampli-
fier buffers a 1 V fixed reference. The output from the refer-
ence amplifier, A1, appears on the VREF pin. The voltage on
the VREF pin determines the full-scale input span of the A/D.
This input span equals,
Full-Scale
Input Span
= 2
×
VREF
The voltage appearing at the VREF pin as well as the state of
the internal reference amplifier, A1, are determined by the
voltage appearing at the SENSE pin. The logic circuitry con-
tains two comparators which monitor the voltage at the SENSE
pin. The comparator with the lowest set point (approximately
0.3 V) controls the position of the switch within the feedback
path of A1. If the SENSE pin is tied to AVSS (AGND), the
switch is connected to the internal resistor network thus provid-
ing a VREF of 2.0 V. If the SENSE pin is tied to the VREF pin
via a short or resistor, the switch will connect to the SENSE
pin. This short will provide a VREF of 1.0 V. An external resis-
tor network will provide an alternative VREF between 1.0 V
and 2.0 V. The other comparator controls internal circuitry
that will disable the reference amplifier if the SENSE pin is tied
AVDD. Disabling the reference amplifier allows the VREF pin
to be driven by an external voltage reference.
A2
5k
V
5k
V
5k
V
5k
V
LOGIC
DISABLE
A2
6.25k
V
LOGIC
A1
6.25k
V
DISABLE
A1
1V
TO
A/D
AD9224
CAPT
CAPB
VREF
SENSE
REFCOM
Figure 16. Equivalent Reference Circuit
The actual reference voltages used by the internal circuitry of
the AD9224 appear on the CAPT and CAPB pins. For proper
operation when using the internal or an external reference, it is
necessary to add a capacitor network to decouple these pins.
Figure 17 shows the recommended decoupling network. This
capacitive network performs the following three functions: (1)
along with the reference amplifier, A2, it provides a low source
impedance over a large frequency range to drive the A/D inter-
nal circuitry, (2) it provides the necessary compensation for A2,
and (3) it bandlimits the noise contribution from the reference.
The turn-on time of the reference voltage appearing between
CAPT and CAPB is approximately 15 ms and should be evalu-
ated in any power-down mode of operation.
0.1
m
F
10
m
F
0.1
m
F
0.1
m
F
CAPT
CAPB
AD9224
Figure 17. Recommended CAPT/CAPB Decoupling Network
The A/D’s input span may be varied dynamically by changing
the differential reference voltage appearing across CAPT and
CAPB symmetrically around 2.5 V (i.e., midsupply). To change
the reference at speeds beyond the capabilities of A2, it will be
necessary to drive CAPT and CAPB with two high speed, low
noise amplifiers. In this case, both internal amplifiers (i.e., A1
and A2) must be disabled by connecting SENSE to AVDD,
connecting VREF to AVSS and removing the capacitive decou-
pling network. The external voltages applied to CAPT and
CAPB must be 2.0 V + Input Span/4 and 2.0 V – Input Span/4
respectively in which the input span can be varied between 2 V
and 4 V. Note that those samples within the pipeline A/D dur-
ing any reference transition will be corrupted and should be
discarded.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9224 | Complete 12-Bit 40 MSPS Monolithic A/D Converter |
| AD9224-EB | Complete 12-Bit 40 MSPS Monolithic A/D Converter |
| AD9225 | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| AD9225-EB | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| AD9225AR | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9224ARSZ | 功能描述:IC ADC 12BIT 40MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD9224ARSZRL | 功能描述:IC ADC 12BIT 40MSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD9224-EB | 制造商:Analog Devices 功能描述:Evaluation Kit For Complete 12-Bit, 40 MSPS Monolithic A/D Converter 制造商:Analog Devices 功能描述:EVAL KIT FOR COMPLETE 12-BIT, 40 MSPS MONOLITHIC A/D CNVRTR - Bulk 制造商:Rochester Electronics LLC 功能描述:12-BIT 40 MSPS MONOLITHIC A/D CONVERTER - Bulk |
| AD9224JR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| AD9224JRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。