- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373960 > AD9225-EB (Analog Devices, Inc.) Complete 12-Bit, 25 MSPS Monolithic A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD9225-EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| 中文描述： | 完整的12位，25 MSPS的單片機的A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 20/24頁 |
| 文件大小： | 321K |
| 代理商： | AD9225-EB |
AD9225
–20–
REV. A
A
IN
– dBFS
90
95
–15
0
S
–10
–5
85
70
55
50
100
80
75
65
60
SFDR
DUAL-TONE
(dBFS)
SNR
SINGLE-TONE
(dBc)
SFDR
SINGLE-TONE
(dBFS)
Figure 38. IF Undersampling at 70 MHz (F
1
= 69.50 MHz,
F
2
= 70.11 MHz, CLOCK = 25 MHz)
A
IN
– dBFS
90
95
–15
0
S
–10
–5
85
70
55
50
100
80
75
65
60
SFDR
DUAL-TONE
(dBFS)
SNR
SINGLE-TONE
(dBc)
SFDR
SINGLE-TONE
(dBFS)
Figure 39. IF Undersampling at 85 MHz (F
1
= 84.81 MHz,
F
2
= 85.23 MHz, CLOCK = 20 MHz)
GROUNDING AND DECOUPLING
Analog and Digital Grounding
Proper grounding is essential in any high speed, high resolution
system. Multilayer printed circuit boards (PCBs) are recom-
mended to provide optimal grounding and power schemes. The
use of ground and power planes offers distinct advantages:
1. The minimization of the loop area encompassed by a signal
and its return path.
2. The minimization of the impedance associated with ground
and power paths.
3. The inherent distributed capacitor formed by the power
plane, PCB insulation and ground plane.
These characteristics result in both a reduction of electromag-
netic interference (EMI) and an overall improvement in
performance.
It is important to design a layout that prevents noise from cou-
pling onto the input signal. Digital signals should not be run in
parallel with input signal traces and should be routed away from
the input circuitry. While the AD9225 features separate analog
and driver ground pins, it should be treated as an analog com-
ponent. The AVSS and DRVSS pins must be joined together
directly under the AD9225. A solid ground plane under the A/D
is acceptable if the power and ground return currents are care-
fully managed. Alternatively, the ground plane under the A/D
may contain serrations to steer currents in predictable directions
where cross coupling between analog and digital would other-
wise be unavoidable. The AD9225/AD9225EB ground layout,
shown in Figure 47, depicts the serrated type of arrangement.
The board is primarily built over a common ground plane. It has a
“slit” to route currents near the clock driver. Figure 40 illustrates
a general scheme of ground and power implementation, in and
around the AD9225.
ANALOG
CIRCUITS
DIGITAL
LOGIC
ICs
D
V
A
A
D
DVSS
AVSS
A
B
I
A
I
D
AVDD
DVDD
LOGIC
SUPPLY
D
A
V
IN
C
STRAY
C
STRAY
GND
A
= ANALOG
D
= DIGITAL
ADC
IC
DIGITAL
CIRCUITS
A
A
Figure 40. Ground and Power Consideration
Analog and Digital Driver Supply Decoupling
The AD9225 features separate analog and driver supply and
ground pins, helping to minimize digital corruption of sensitive
analog signals. In general, AVDD, the analog supply, should be
decoupled to AVSS, the analog common, as close to the chip as
physically possible. Figure 41 shows the recommended decou-
pling for the analog supplies; 0.1
μ
F ceramic chip and 10
μ
F
tantalum capacitors should provide adequately low impedance
over a wide frequency range. Note that the AVDD and AVSS
pins are co-located on the AD9225 to simplify the layout of the
decoupling capacitors and provide the shortest possible PCB
trace lengths. The AD9225/AD9225EB power plane layout,
shown in Figure 48 depicts a typical arrangement using a multi-
layer PCB.
0.1
m
F
AVDD
AVSS
AD9225
10
m
F
Figure 41. Analog Supply Decoupling
The CML is an internal analog bias point used internally by the
AD9225. This pin must be decoupled with at least a 0.1
μ
F
capacitor as shown in Figure 42. The dc level of CML is ap-
proximately AVDD/2. This voltage should be buffered if it is to
be used for any external biasing.
0.1
m
F
CML
AD9225
Figure 42. CML Decoupling
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9225AR | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| AD9225ARS | Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
| AD9226-LQFP-EB | Complete 12-Bit, 65 MSPS ADC Converter |
| AD9226 | Complete 12-Bit, 65 MSPS ADC Converter |
| AD9226-EB | Complete 12-Bit, 65 MSPS ADC Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9226 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit, 65 MSPS ADC Converter |
| AD9226_01 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit, 65 MSPS ADC Converter |
| AD9226ARS | 功能描述:IC ADC 12BIT 65MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9226ARSRL | 功能描述:IC ADC 12BIT 65MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9226ARSZ | 功能描述:IC ADC 12BIT 65MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。