參數(shù)資料
型號(hào)： AD9228
廠商： Analog Devices, Inc.
英文描述： Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
中文描述： 四，12位，六十五分之四十○MSPS的串行LVDS 1.8弗吉尼亞州/ D轉(zhuǎn)換器
文件頁(yè)數(shù)： 36/52頁(yè)
文件大小： 1659K
代理商： AD9228
AD9228
DEFAULT OPERATION AND JUMPER SELECTION
SETTINGS
The following is a list of the default and optional settings or
modes allowed on the AD9228 Rev. A evaluation board.
Rev. 0 | Page 36 of 52
POWER: Connect the switching power supply that is
supplied in the evaluation kit between a rated 100 V ac
to 240 V ac wall outlet at 47 Hz to 63 Hz and P503.
AIN: The evaluation board is set up for a transformer-
coupled analog input with optimum 50 Ω impedance
matching out to 200 MHz (see Figure 71). For more
bandwidth response, the differential capacitor across the
analog inputs can be changed or removed. The common
mode of the analog inputs is developed from the center
tap of the transformer or AVDD_DUT/2.
0
A
FREQUENCY (MHz)
0
0
–16
–14
–12
–10
–8
–6
–4
–2
50
100
150
200
250
300
350
400
450
500
–3dB CUTOFF = 200MHz
Figure 71. Evaluation Board Full Power Bandwidth
VREF: VREF is set to 1.0 V by tying the SENSE pin to
ground, R237. This causes the ADC to operate in 2.0 V p-p
full-scale range. A separate external reference option using
the
ADR510
or
ADR520
is also included on the evaluation
board. Simply populate R231 and R235 and remove C214.
Proper use of the VREF options is noted in the Voltage
Reference section.
RBIAS: RBIAS has a default setting of 10 kΩ (R201) to
ground and is used to set the ADC core bias current. To
further lower the core power (excluding the LVDS driver
supply), simply change the resistor setting. However,
performance of the ADC will degrade depending on the
resistor chosen. See RBIAS section for more information.
CLOCK: The default clock input circuitry is derived from a
simple transformer-coupled circuit using a high bandwidth
1:1 impedance ratio transformer (T201) that adds a very
low amount of jitter to the clock path. The clock input is
50 Ω terminated and ac-coupled to handle single-ended
sine wave types of inputs. The transformer converts the
single-ended input to a differential signal that is clipped
before entering the ADC clock inputs.
A differential LVPECL clock can also be used to clock the
ADC input using the
AD9515
(U202). Simply populate
R225 and R227 with 0 Ω resistors and remove R217 and
R218 to disconnect the default clock path inputs. In addition,
populate C207 and C208 with a 0.1 μF capacitor and remove
C210 and C211 to disconnect the default cloth path outputs.
The
AD9515
has many pin-strappable options that are set
to a default working condition. Consult the
AD9515
data
sheet for more information about these and other options.
If using an oscillator, two oscillator footprint options are
also available (OSC201) to check the ADC performance.
J205 gives the user flexibility in using the enable pin, which
is common on most oscillators.
PDWN: To enable the power-down feature, simply short
J201 to the on position (AVDD) on the PDWN pin.
SCLK/DTP: To enable one of the two digital test patterns
on the digital outputs of the ADC, use J204. If J204 is tied to
AVDD during device power-up, Test Pattern 1000 0000 0000
will be enabled. See the SCLK/DTP Pin section for details.
SDIO/ODM: To enable the low power, reduced signal option
similar to the IEEE 1595.3 reduced range link LVDS output
standard, use J203. If J203 is tied to AVDD during device
power-up, it enables the LVDS outputs in a low power,
reduced signal option from the default ANSI standard.
This option changes the signal swing from 350 mV p-p to
200 mV p-p, which reduces the power of the DRVDD supply.
See the SDIO/ODM Pin section for more details.
CSB: To enable the SPI information on the SDIO and
SCLK pins that is to be processed, simply tie J202 low in
the always enable mode. To ignore the SDIO and SCLK
information, tie J202 to AVDD.
D+, D: If an alternative data capture method to the setup
described in Figure 72 is used, optional receiver terminations,
R206 to R211, can be installed next to the high speed back-
plane connector.
相關(guān)PDF資料
PDF描述
AD9228-65EB Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9229BCP-50 Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter
AD9229BCP-65 Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter
AD9229 Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter
AD9235 12-Bit, 20/40/65 MSPS 3 V A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9228_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228-65EB 制造商:Analog Devices 功能描述:
AD9228-65EB1 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit
AD9228-65EBZ 功能描述:BOARD EVAL FOR AD9228 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
AD9228ABCPZ-40 功能描述:IC ADC 12BIT SPI/SRL 40M 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*