- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD9229ABCPZRL7-65 (Analog Devices Inc)IC ADC 12BIT SRL 65MSPS 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9229ABCPZRL7-65 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/40頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SRL 65MSPS 48LFCSP |
| 標準包裝： | 750 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 65M |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 功率耗散（最大）： | 1.47W |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9229
Rev. B | Page 16 of 40
TERMINOLOGY
Analog Bandwidth
Analog bandwidth is the analog input frequency at which the
spectral power of the fundamental frequency (as determined by
the FFT analysis) is reduced by 3 dB from full scale.
Aperture Delay
Aperture delay is a measure of the sample-and-hold amplifier
(SHA) performance and is measured from the 50% point rising
edge of the clock input to the time at which the input signal is
held for conversion.
Aperture Uncertainty (Jitter)
Aperture jitter is the variation in aperture delay for successive
samples and can be manifested as frequency-dependent noise
on the ADC input.
Clock Pulse Width and Duty Cycle
Pulse width high is the minimum amount of time that the clock
pulse should be left in the Logic 1 state to achieve rated
performance. Pulse width low is the minimum time the clock
pulse should be left in the low state. At a given clock rate, these
specifications define an acceptable clock duty cycle.
Common Mode Rejection Ratio (CMRR)
CMRR is defined as the amount of rejection on the differential
analog inputs when a common signal is applied. Typically
expressed as 20 log (differential gain/common-mode gain).
Crosstalk
Crosstalk is defined as the measure of any feedthrough coupling
onto the quiet channel when all other channels are driven by a
full-scale signal.
Differential Analog Input Voltage Range
The peak-to-peak differential voltage that must be applied to
the converter to generate a full-scale response. Peak differential
voltage is computed by observing the voltage on a pin and
subtracting the voltage from a second pin that is 180° out of
phase.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Guaranteed
no missing codes to an n-bit resolution indicates that all 2n
codes, respectively, must be present over all operating ranges.
Effective Number of Bits (ENOB)
For a sine wave, SINAD can be expressed in terms of the
number of bits. Using the following formula, it is possible to
obtain a measure of performance expressed as N, the effective
number of bits:
N = (SINAD – 1.76)/6.02
Full Power Bandwidth
Full power bandwidth is the measured –3 dB point at the analog
front-end input relative to the frequency measured.
Gain Error
The largest gain error is specified and is considered the
difference between the measured and ideal full-scale input
voltage range.
Gain Matching
Expressed as a percentage of FSR and computed using the
following equation:
%
100
2
min
max
min
max
×
+
=
FSR
Matching
Gain
where FSRMAX is the most positive gain error of the ADCs, and
FSRMIN is the most negative gain error of the ADCs.
Input-Referred Noise
Input-referred noise is a measure of the wideband noise
generated by the ADC core. Histograms of the output codes are
created while a dc signal is applied to the ADC input. Input-
referred noise is calculated using the standard deviation of the
histograms and presented in terms of LSB rms.
Integral Nonlinearity (INL)
INL refers to the deviation of each individual code from a line
drawn from negative full scale through positive full scale. The
point used as negative full scale occurs 0.5 LSB before the first
code transition. Positive full scale is defined as a level 1.5 LSB
beyond the last code transition. The deviation is measured from
the middle of each code to the true straight line.
Noise Power Ratio (NPR)
NPR is the full-scale rms noise power injected into the ADC vs.
the rejected band of interest (notch depth measured).
Offset Error
The largest offset error is specified and is considered the
difference between the measured and ideal voltage at the analog
input that produces the midscale code at the outputs.
Offset Matching
Expressed in millivolts and computed using the following
equation:
Offset Matching = OFFMAX OFFMIN
where OFFMAX is the most positive offset error, and OFFMIN is
the most negative offset error.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9230BCPZ-170 | IC ADC 12BIT 170MSPS 56-LFCSP |
| AD9230BCPZ11-200 | IC ADC 11-BIT 200MSPS 56-LFCSP |
| AD9231BCPZ-80 | IC ADC 12BIT 80MSPS 64LFCSP |
| AD9233BCPZRL7-125 | IC ADC 12BIT 125MSPS 48-LFCSP |
| AD9235BRURL7-40 | IC ADC 12BIT SGL 40MSPS 28TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9229BBC-65 | 制造商:Analog Devices 功能描述:- Bulk |
| ad9229bcp-50 | 制造商:Analog Devices 功能描述: |
| AD9229BCP-65 | 制造商:Analog Devices 功能描述:- Bulk |
| AD9229BCPZ-50 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 50Msps 12-bit Serial 48-Pin LFCSP EP |
| AD9229BCPZ-65 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 65Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 12BIT ADC SMD 9229 LFCSP-48 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。