參數(shù)資料
型號(hào)： AD9233BCPZRL7-105
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/44頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT 105MSPS 48-LFCSP
標(biāo)準(zhǔn)包裝： 750
位數(shù)： 12
采樣率（每秒）： 105M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 350mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個(gè)單端，單極；1 個(gè)差分，單極
配用： AD9233-125EBZ-ND - BOARD EVALUATION FOR AD9233
AD9233
Rev. A | Page 21 of 44
Power-Down Mode
By asserting the PDWN pin high, the AD9233 is placed in
power-down mode. In this state, the ADC typically dissipates
1.8 mW. During power-down, the output drivers are placed in a
high impedance state. Reasserting the PDWN pin low returns
the AD9233 to its normal operational mode. This pin is both
1.8 V and 3.3 V tolerant.
Low power dissipation in power-down mode is achieved by
shutting down the reference, reference buffer, biasing networks,
and clock. The decoupling capacitors on REFT and REFB are
discharged when entering power-down mode and then must be
recharged when returning to normal operation. As a result, the
wake-up time is related to the time spent in power-down mode;
shorter power-down cycles result in proportionally shorter
wake-up times. With the recommended 0.1 μF decoupling
capacitor on REFT and REFB, it takes approximately 0.25 ms
to fully discharge the reference buffer decoupling capacitor and
0.35 ms to restore full operation.
Standby Mode
When using the SPI port interface, the user can place the ADC
in power-down or standby modes. Standby mode allows the
user to keep the internal reference circuitry powered when
faster wake-up times are required. See the Memory Map
section for more details.
DIGITAL OUTPUTS
The AD9233 output drivers can be configured to interface with
1.8 V to 3.3 V logic families by matching DRVDD to the digital
supply of the interfaced logic. The output drivers are sized to
provide sufficient output current to drive a wide variety of logic
families. However, large drive currents tend to cause current
glitches on the supplies that can affect converter performance.
Applications requiring the ADC to drive large capacitive loads
or large fanouts can require external buffers or latches.
The output data format can be selected for either offset binary
or twos complement by setting the SCLK/DFS pin when
operating in the external pin mode (see Table 10). As detailed in
data format can be selected for either offset binary, twos
complement, or Gray code when using the SPI control.
Out-of-Range (OR) Condition
An out-of-range condition exists when the analog input voltage
is beyond the input range of the ADC. OR is a digital output
that is updated along with the data output corresponding to the
particular sampled input voltage. Thus, OR has the same pipeline
latency as the digital data.
05
49
2-
0
41
1
0
1
OR DATA OUTPUTS
OR
+FS – 1 LSB
+FS – 1/2 LSB
+FS
–FS
–FS + 1/2 LSB
–FS – 1/2 LSB
1111
1110
0000
0001
0000
Figure 55. OR Relation to Input Voltage and Output Data
OR is low when the analog input voltage is within the analog
input range and high when the analog input voltage exceeds the
input range, as shown in Figure 55. OR remains high until the
analog input returns to within the input range and another
conversion is completed. By logically AND’ing the OR bit with
the MSB and its complement, overrange high or underrange
low conditions can be detected. Table 11 is a truth table for the
overrange/underrange circuit in Figure 56, which uses NAND
gates.
MSB
OR
MSB
OVER = 1
UNDER = 1
05
49
2-
0
4
5
Figure 56. Overrange/Underrange Logic
Table 11. Overrange/Underrange Truth Table
OR
MSB
Analog Input Is:
0
Within Range
0
1
Within Range
1
0
Underrange
1
Overrange
Digital Output Enable Function (OEB)
The AD9233 has three-state ability. If the OEB pin is low, the
output data drivers are enabled. If the OEB pin is high, the output
data drivers are placed in a high impedance state. This is not
intended for rapid access to the data bus. Note that OEB is
referenced to the digital supplies (DRVDD) and should not
exceed that supply voltage.
Table 12. Output Data Format
Condition (V)
Binary Output Mode
Twos Complement Mode
Gray Code Mode (SPI Accessible)
OR
VIN+ VIN < –VREF – 0.5 LSB
0000 0000 0000
1000 0000 0000
1100 0000 0000
1
VIN+ VIN = –VREF
0000 0000 0000
1000 0000 0000
1100 0000 0000
0
VIN+ VIN = 0
1000 0000 0000
0000 0000 0000
0
VIN+ VIN = +VREF – 1.0 LSB
1111 1111 1111
0111 1111 1111
1000 0000 0000
0
VIN+ VIN > +VREF – 0.5 LSB
1111 1111 1111
0111 1111 1111
1000 0000 0000
1
相關(guān)PDF資料
PDF描述
IDT72221L25J8 IC FIFO SYNC 1KX9 25NS 32PLCC
MS27484T16A26PA CONN PLUG 26POS STRAIGHT W/PINS
MS3476W14-12P CONN PLUG 12POS STRAIGHT W/PINS
IDT72215LB25PF8 IC FIFO 512X18 SYNC 25NS 64-TQFP
MS27473E16F35PB CONN PLUG 55POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9233BCPZRL7-125 功能描述:IC ADC 12BIT 125MSPS 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極
AD9233BCPZRL7-80 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter
AD9234-1000EBZ 功能描述:AD9234 - 12 Bit 1G Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 A/D 轉(zhuǎn)換器數(shù):2 位數(shù):12 采樣率（每秒）:1G 數(shù)據(jù)接口:JESD204B 輸入范圍:1.34 Vpp 不同條件下的功率（典型值）:3W @ 1GSPS 使用的 IC/零件:AD9234 所含物品:板 標(biāo)準(zhǔn)包裝:1
AD9234BCPZ-1000 功能描述:IC ADC 12BIT 1GSPS 64LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤(pán) 零件狀態(tài):在售 位數(shù):12 采樣率（每秒）:1G 輸入數(shù):2 輸入類型:差分 數(shù)據(jù)接口:JESD204B 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.22 V ~ 1.28 V，2.44 V ~ 2.56 V 電壓 - 電源，數(shù)字:1.22 V ~ 1.28 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:64-WFQFN 裸露焊盤(pán) 供應(yīng)商器件封裝:64-LFCSP-WQ（9x9） 標(biāo)準(zhǔn)包裝:1
AD9234BCPZRL7-1000 功能描述:IC ADC 12BIT 1GSPS 64LFCSP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 位數(shù):12 采樣率（每秒）:1G 輸入數(shù):2 輸入類型:差分 數(shù)據(jù)接口:JESD204B 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.22 V ~ 1.28 V，2.44 V ~ 2.56 V 電壓 - 電源，數(shù)字:1.22 V ~ 1.28 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:64-VFQFN 裸露焊盤(pán)，CSP 供應(yīng)商器件封裝:64-LFCSP-VQ（9x9） 標(biāo)準(zhǔn)包裝:750
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*