參數(shù)資料
型號(hào)： AD9238BSTZRL-65
廠商： Analog Devices Inc
文件頁數(shù)： 11/48頁
文件大?。?/td> 0K
描述： IC ADC 12BIT DUAL 65MSPS 64LQFP
標(biāo)準(zhǔn)包裝： 2,000
位數(shù)： 12
采樣率（每秒）： 65M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 600mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-LQFP（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 4 個(gè)單端，單極；2 個(gè)差分，單極
AD9238
Rev. C | Page 19 of 48
DATA FORMAT
The AD9238 data output format can be configured for either
twos complement or offset binary. This is controlled by the data
format select pin (DFS). Connecting DFS to AGND produces
offset binary output data. Conversely, connecting DFS to AVDD
formats the output data as twos complement.
The output data from the dual ADCs can be multiplexed onto a
single 12-bit output bus. The multiplexing is accomplished by
toggling the MUX_SELECT bit, which directs channel data to
the same or opposite channel data port. When MUX_SELECT
is logic high, the Channel A data is directed to the Channel A
output bus, and the Channel B data is directed to the Channel B
output bus. When MUX_SELECT is logic low, the channel data
is reversed, that is the Channel A data is directed to the
Channel B output bus, and the Channel B data is directed to the
Channel A output bus. By toggling the MUX_SELECT bit,
multiplexed data is available on either of the output data ports.
If the ADCs run with synchronized timing, this same clock can
be applied to the MUX_SELECT pin. Any skew between CLK_A,
CLK_B, and MUX_SELECT can degrade ac performance. It is
recommended to keep the clock skew <100 pS. After the
MUX_SELECT rising edge, either data port has the data for its
respective channel; after the falling edge, the alternate channel’s
data is placed on the bus. Typically, the other unused bus would
be disabled by setting the appropriate OEB high to reduce
power consumption and noise. Figure 34 shows an example of
multiplex mode. When multiplexing data, the data rate is two
times the sample rate. Note that both channels must remain
active in this mode and that each channel’s power-down pin
must remain low.
VOLTAGE REFERENCE
A stable and accurate 0.5 V voltage reference is built into the
AD9238. The input range can be adjusted by varying the reference
voltage applied to the AD9238, using either the internal
reference with different external resistor configurations or an
externally applied reference voltage. The input span of the ADC
tracks reference voltage changes linearly. If the ADC is being
driven differentially through a transformer, the reference voltage
can be used to bias the center tap (common-mode voltage).
The shared reference mode allows the user to connect the references
from the dual ADCs together externally for superior gain and
offset matching performance. If the ADCs are to function
independently, the reference decoupling can be treated
independently and can provide superior isolation between the dual
channels. To enable shared reference mode, the SHARED_REF
pin must be tied high and the external differential references
must be externally shorted. (REFT_A must be externally
shorted to REFT_B, and REFB_A must be shorted to REFB_B.)
Internal Reference Connection
A comparator within the AD9238 detects the potential at the
SENSE pin and configures the reference into four possible states,
which are summarized in Table 7. If SENSE is grounded, the
reference amplifier switch is connected to the internal resistor
divider (see Figure 35), setting VREF to 1 V. Connecting the
SENSE pin to VREF switches the reference amplifier output to
the SENSE pin, completing the loop and providing a 0.5 V
reference output. If a resistor divider is connected, as shown in
Figure 36, the switch is again set to the SENSE pin. This puts
the reference amplifier in a noninverting mode with the VREF
output defined as
VREF = 0.5 × (1 + R2/R1)
In all reference configurations, REFT and REFB drive the ADC
core and establish its input span. The input range of the ADC
always equals twice the voltage at the reference pin for either an
internal or an external reference.
VIN+
VIN–
10
μF
10
μF
0.1
μF
0.1
μF
REFT
ADC
CORE
SELECT
LOGIC
SENSE
0.1
μF
0.5V
AD9238
REFB
0.1
μF
VREF
02640-034
Figure 35. Internal Reference Configuration
Table 7. Reference Configuration Summary
Selected Mode
SENSE Voltage
Resulting VREF (V)
Resulting Differential Span (V p-p)
External Reference
AVDD
N/A
2 × External Reference
Internal Fixed Reference
VREF
0.5
1.0
Programmable Reference
0.2 V to VREF
0.5 × (1 + R2/R1)
2 × VREF (See Figure 36)
Internal Fixed Reference
AGND to 0.2 V
1.0
2.0
相關(guān)PDF資料
PDF描述
VI-222-IW-F1 CONVERTER MOD DC/DC 15V 100W
IDT7201LA20SO8 IC MEM FIFO 512X9 20NS 28-SOIC
VE-24N-IU-F3 CONVERTER MOD DC/DC 18.5V 200W
VI-221-IW-F4 CONVERTER MOD DC/DC 12V 100W
AD9238BCPZRL-65 IC ADC 12BIT DUAL 65MSPS 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9238XST 制造商:Analog Devices 功能描述:DUAL 12-BIT, 20/40/65 MSPS, 3 V A/D CONVERTER - Bulk
AD9239 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-Bit, 170 MSPS/210 MSPS/250 MSPS Serial Output 1.8 V ADC
AD9239-250EBZ 制造商:Analog Devices 功能描述:QUAD 12 BIT 250 MSPS SERIAL AD 制造商:Analog Devices 功能描述:QUAD 12 BIT 250 MSPS SERIAL ADC - Boxed Product (Development Kits)
AD9239-250KITZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 250 MSPS Serial ADC-Evl Brd RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9239BCPZ-170 功能描述:IC ADC 12BIT DUAL 170MSPS 72PIN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*