參數(shù)資料
型號(hào)： AD9239BCPZ-170
廠商： Analog Devices Inc
文件頁數(shù)： 16/40頁
文件大小： 0K
描述： IC ADC 12BIT DUAL 170MSPS 72PIN
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
采樣率（每秒）： 170M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 1.22W
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 72-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 72-LFCSP
包裝： 托盤
輸入數(shù)目和類型： 8 個(gè)單端，單極；4 個(gè)差分，單極
Data Sheet
AD9239
Rev. C | Page 23 of 40
Digital Start-Up Sequence
The output digital data from the AD9239 is coded and packetized,
which requires the device to have a certain start-up sequence.
The following steps should be initialized by the user to capture
coherent data at the receiving logic.
1.
Initialize a soft reset via Bit 5 of Register 0 (see Table 15).
2.
All PGMx pins are automatically initialized as sync pins by
default. These pins can be used to lock the FPGA timing
and data capture during initial startup. These pins are
respective to each channel (PGM3 = Channel A).
3.
Each sync pin is held low until its respective PGMx pin
receives a high signal input from the receiver, during which
time the ADC outputs a training pattern.
4.
The training pattern defaults to the values implemented by
the user in Register 19 through Register 20.
5.
When the receiver finds the frame boundary, the sync
identification is deasserted high via the sync pin or via a
SPI write. The ADC outputs the valid data on the next packet
boundary. The time necessary for sync establishment is highly
dependent on the receiver logic processing. Refer to the
Switching Specifications section; the switching timing is
directly related to the ADC channel.
6.
Once steady state operation for the device has occurred,
these pins can each be assigned to be a standby option by
using Register 53 (see Table 15). All other pins act as
universal sync pins.
To minimize skew and time misalignment between each
channel of the digital outputs, the following actions should be
taken to ensure that each channel data packet is within ±1 clock
cycle of its specified switching time. For some receiver logic,
this is not required.
1.
Full power-down through external PDWN pin.
2.
Chip reset via external RESET pin.
3.
Power back up by releasing external PDWN pin.
Digital Outputs and Timing
The AD9239 has differential digital outputs that power up on
default. The driver current is derived on chip and sets the output
current at each output equal to a nominal 4 mA. Each output
presents a 100 Ω dynamic internal termination to reduce unwanted
reflections
A 100 Ω differential termination resistor should be placed at each
receiver input to result in a nominal 400 mV p-p swing at the
receiver. Alternatively, single-ended 50 Ω termination can be
used. When single-ended termination is used, the termination
voltage should be DRVDD/2; otherwise, ac coupling capacitors
can be used to terminate to any single-ended voltage.
The AD9239 digital outputs can interface with custom application-
specific integrated circuits (ASICs) and field-programmable gate
array (FPGA) receivers, providing superior switching performance
in noisy environments. Single point-to-point net topologies are
recommended with a single differential 100 Ω termination resistor
placed as close to the receiver logic as possible. The common mode
of the digital output automatically biases itself to half the supply
of DRVDD if dc-coupled connecting is used. For receiver logic
that is not within the bounds of the DRVDD supply, an ac-coupled
connection should be used. Simply place a 0.1 μF capacitor on
each output pin and derive a 100 Ω differential termination
close to the receiver side.
If there is no far-end receiver termination or there is poor
differential trace routing, timing errors may result. To avoid
such timing errors, it is recommended that the trace length be
less than 6 inches and that the differential output traces be close
together and at equal lengths.
100
DIFFERENTIAL
TRACE PAIR
DOUT + x
DRVDD
DOUT – x
VCM = DRVDD/2
OUTPUT SWING = 400mV p-p
06
98
0-
09
2
RECEIVER
Figure 61. DC-Coupled Digital Output Termination Example
100
OR
100
DIFFERENTIAL
TRACE PAIR
DOUT + x
DRVDD
VRXCM
DOUT – x
VCM = Rx VCM
OUTPUT SWING = 400mV p-p
06
98
0-
09
3
0.1F
RECEIVER
Figure 62. AC-Coupled Digital Output Termination Example
相關(guān)PDF資料
PDF描述
AD9240AS IC ADC 14BIT 10MSPS 44-MQFP
AD9241ASZRL IC ADC 14BIT SGL 1.25MSPS 44MQFP
AD9243ASZRL IC ADC 14BIT SGL 3MSPS 44MQFP
AD9244BSTZRL-65 IC ADC 14BIT SGL 65MSPS 48LQFP
AD9245BCPZRL7-80 IC ADC 14BIT SGL 80MSPS 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9239BCPZ-210 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 210 MSPS Serial ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9239BCPZ-250 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 250 MSPS Serial ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9240 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 14-Bit, 10 MSPS Monolithic A/D Converter
AD9240AS 功能描述:IC ADC 14BIT 10MSPS 44-MQFP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極
AD9240ASRL 功能描述:IC ADC 14BIT 10MSPS 44-MQFP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*