參數(shù)資料
型號(hào): AD9241ASZRL
廠商: Analog Devices Inc
文件頁數(shù): 6/24頁
文件大?。?/td> 0K
描述: IC ADC 14BIT SGL 1.25MSPS 44MQFP
標(biāo)準(zhǔn)包裝: 800
位數(shù): 14
采樣率(每秒): 1.25M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 7
功率耗散(最大): 85mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-QFP
供應(yīng)商設(shè)備封裝: 44-MQFP(10x10)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個(gè)單端,單極;1 個(gè)差分,單極
AD9241
REV. 0
–14–
If the application requires the largest single-ended input range
(i.e., 0 V to 5 V) of the AD9241, the op amp will require larger
supplies to drive it. Various high speed amplifiers in the Op
Amp Selection Guide of this data sheet can be selected to
accommodate a wide range of supply options. Once again, clamp-
ing the output of the amplifier should be considered for these
applications. Alternatively, a single-ended-to-differential op amp
driver circuit using the AD8042 could be used to achieve the
5 V input span while operating from a single +5 V supply, as
discussed in the previous section.
Two dc coupled op amp circuits using a noninverting and inverting
topology are discussed below. Although not shown, the nonin-
verting and inverting topologies can easily be configured as part
of an antialiasing filter by using a Sallen-Key or Multiple-Feed-
back topology, respectively. An additional R-C network can be
inserted between the op amp’s output and the AD9241 input to
provide a real pole.
Simple Op Amp Buffer
In the simplest case, the input signal to the AD9241 will already
be biased at levels in accordance with the selected input range.
It is merely a matter of providing an adequately low source imped-
ance for the VINA and VINB analog input pins of the A/D. Figure
32 shows the recommended configuration for a single-ended drive
using an op amp. In this case, the op amp is shown in a nonin-
verting unity gain configuration driving the VINA pin. The
internal reference drives the VINB pin. Note that the addition of
a small series resistor of 30
to 50 connected to VINA and
VINB will be beneficial in nearly all cases. Refer to section
Analog Input Operation for a discussion on resistor selection.
Figure 32 shows the proper connection for a 0 V to 5 V input
range. Alternative single ended input ranges of 0 V to 2
× VREF
can also be realized with the proper configuration of VREF
(refer to the section Using the Internal Reference).
10F
VINA
VINB
SENSE
AD9241
0.1F
RS
+V
–V
RS
VREF
5V
0V
U1
2.5V
Figure 32. Single-Ended AD9241 Op Amp Drive Circuit
Op Amp with DC Level Shifting
Figure 33 shows a dc-coupled level shifting circuit employing an
op amp, A1, to sum the input signal with the desired dc offset.
Configuring the op amp in the inverting mode with the given
resistor values results in an ac signal gain of –1. If the signal
inversion is undesirable, interchange the VINA and VINB con-
nections to reestablish the original signal polarity. The dc volt-
age at VREF sets the common-mode voltage of the AD9241. For
example, when VREF = 2.5 V, the output level from the op amp
will also be centered around 2.5 V. The use of ratio matched,
thin-film resistor networks will minimize gain and offset errors.
Also, an optional pull-up resistor, RP, may be used to reduce the
output load on VREF to
±1 mA.
0VDC
+VREF
–VREF
VINA
VINB
AD9241
0.1F
500
*
0.1F
500
*
7
1
2
3
4
5
A1
6
NC
+VCC
500
*
RS
VREF
500
*
RS
RP**
AVDD
*OPTIONAL RESISTOR NETWORK-OHMTEK ORNA500D
**OPTIONAL PULL-UP RESISTOR WHEN USING INTERNAL REFERENCE
Figure 33. Single-Ended Input With DC-Coupled Level Shift
AC COUPLING AND INTERFACE ISSUES
For applications where ac coupling is appropriate, the op amp’s
output can easily be level-shifted to the common-mode voltage,
VCM, of the AD9241 via a coupling capacitor. This has the
advantage of allowing the op amps common-mode level to be
symmetrically biased to its midsupply level (i.e., (VCC + VEE)/2).
Op amps that operate symmetrically with respect to their power
supplies typically provide the best ac performance as well as the
greatest input/output span. Hence, various high speed/performance
amplifiers that are restricted to +5 V/–5 V operation and/or
specified for +5 V single-supply operation can easily be config-
ured for the 5 V or 2 V input span of the AD9241, respectively.
The best ac distortion performance is achieved when the A/D is
configured for a 2 V input span and common-mode voltage of
2.5 V. Note that differential transformer coupling, another form of
ac coupling, should be considered for optimum ac performance.
Simple AC Interface
Figure 34 shows a typical example of an ac-coupled, single-
ended configuration. The bias voltage shifts the bipolar, ground-
referenced input signal to approximately VREF. The value for
C1 and C2 will depend on the size of the resistor, R. The ca-
pacitors, C1 and C2, are typically a 0.1
F ceramic and 10 F
tantalum capacitor in parallel to achieve a low cutoff frequency
while maintaining a low impedance over a wide frequency range.
The combination of the capacitor and the resistor form a high-
pass filter with a high-pass –3 dB frequency determined by the
equation,
f–3 dB = 1/(2
× π × R × (C1 + C2))
The low impedance VREF voltage source both biases the VINB
input and provides the bias voltage for the VINA input. Figure
34 shows the VREF configured for 2.5 V. Thus the input range
C2
VINA
VINB
SENSE
AD9241
C1
R
+5V
–5V
RS
VREF
+VREF
0V
–VREF
VIN
C2
C1
RS
Figure 34. AC-Coupled Input
相關(guān)PDF資料
PDF描述
AD9243ASZRL IC ADC 14BIT SGL 3MSPS 44MQFP
AD9244BSTZRL-65 IC ADC 14BIT SGL 65MSPS 48LQFP
AD9245BCPZRL7-80 IC ADC 14BIT SGL 80MSPS 32LFCSP
AD9246BCPZ-105 IC ADC 14BIT 105MSPS 48-LFCSP
AD9248BCPZRL-65 IC ADC 14BIT DUAL 65MSPS 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9241EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 14-Bit, 1.25 MSPS Monolithic A/D Converter
AD9241-EB 制造商:Analog Devices 功能描述:Evaluation Board For AD9241 制造商:Analog Devices 功能描述:EVAL BD FOR AD9241 - Bulk
AD9243 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
AD9243AS 制造商:Analog Devices 功能描述:ADC Single Pipelined 3Msps 14-bit Parallel 44-Pin MQFP 制造商:Analog Devices 功能描述:IC 14-BIT ADC