參數(shù)資料
型號(hào)： AD9253TCPZ-125EP
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 31/40頁(yè)
文件大?。?/td> 0K
描述： IC ADC 14BIT SRL 125MSPS 48LFCSP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 14
采樣率（每秒）： 125M
數(shù)據(jù)接口： LVDS，串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 540mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： *
封裝/外殼： *
供應(yīng)商設(shè)備封裝： *
包裝： 托盤
輸入數(shù)目和類型： 4 個(gè)差分，雙極
Data Sheet
AD9253
Rev. 0 | Page 37 of 40
MEMORY MAP REGISTER DESCRIPTIONS
For additional information about functions controlled in
Register 0x00 to Register 0xFF, see the AN-877 Application Note,
Interfacing to High Speed ADCs via SPI.
Device Index (Register 0x05)
There are certain features in the map that can be set inde-
pendently for each channel, whereas other features apply
globally to all channels (depending on context) regardless of
which are selected. The first four bits in Register 0x05 can be
used to select which individual data channels are affected. The
output clock channels can be selected in Register 0x05 as well. A
smaller subset of the independent feature list can be applied to
those devices.
Transfer (Register 0xFF)
All registers except Register 0x100 are updated the moment
they are written. Setting Bit 0 of this transfer register high
initializes the settings in the ADC sample rate override register
(Address 0x100).
Power Modes (Register 0x08)
Bits[7:6]—Open
Bit 5—External Power-Down Pin Function
If set, the external PDWN pin initiates power-down mode. If
cleared, the external PDWN pin initiates standby mode.
Bits[4:2]—Open
Bits[1:0]—Power Mode
In normal operation (Bits[1:0] = 00), all ADC channels are
active.
In power-down mode (Bits[1:0] = 01), the digital datapath clocks
are disabled while the digital datapath is reset. Outputs are
disabled.
In standby mode (Bits[1:0] = 10), the digital datapath clocks
and the outputs are disabled.
During a digital reset (Bits[1:0] = 11), all the digital datapath
clocks and the outputs (where applicable) on the chip are reset,
except the SPI port. Note that the SPI is always left under
control of the user; that is, it is never automatically disabled or
in reset (except by power-on reset).
Enhancement Control (Register 0x0C)
Bits[7:3]—Open
Bit 2—Chop Mode
For applications that are sensitive to offset voltages and other
low frequency noise, such as homodyne or direct conversion
receivers, chopping in the first stage of the AD9253 is a feature
that can be enabled by setting Bit 2. In the frequency domain,
chopping translates offsets and other low frequency noise to
fCLK/2 where it can be filtered.
Bits[1:0]—Open
Output Mode (Register 0x14)
Bit 7—Open
Bit 6—LVDS-ANSI/LVDS-IEEE Option
Setting this bit chooses LVDS-IEEE (reduced range) option.
The default setting is LVDS-ANSI. As described in Table 18,
when LVDS-ANSI or LVDS-IEEE reduced range link is selected,
the user can select the driver termination. The driver current
is automatically selected to give the proper output swing.
Table 18. LVDS-ANSI/LVDS-IEEE Options
Output
Mode,
Bit 6
Output
Mode
Output
Driver
Termination
Output Driver
Current
0
LVDS-ANSI
User
selectable
Automatically
selected to give
proper swing
1
LVDS-IEEE
reduced
range link
User
selectable
Automatically
selected to give
proper swing
Bits[5:3]—Open
Bit 2—Output Invert
Setting this bit inverts the output bit stream.
Bit 1—Open
Bit 0—Output Format
By default, this bit is set to send the data output in twos
complement format. Resetting this bit changes the output mode
to offset binary.
Output Adjust (Register 0x15)
Bits[7:6]—Open
Bits[5:4]—Output Driver Termination
These bits allow the user to select the internal termination
resistor.
Bits[3:1]—Open
Bit 0—Output Drive
Bit 0 of the output adjust register controls the drive strength on
the LVDS driver of the FCO and DCO outputs only. The default
values set the drive to 1× while the drive can be increased to 2×
by setting the appropriate channel bit in Register 0x05 and then
setting Bit 0. These features cannot be used with the output
driver termination select. The termination selection takes
precedence over the 2× driver strength on FCO and DCO when
both the output driver termination and output drive are selected.
Output Phase (Register 0x16)
Bit 7—Open
Bits[6:4]—Input Clock Phase Adjust
相關(guān)PDF資料
PDF描述
AD9257BCPZ-65 IC ADC 14BIT SRL 65MSPS 64LFCSP
AD9258BCPZ-125 IC ADC 14BIT 125MSPS DL 64LFCSP
AD9259ABCPZRL7-50 IC ADC 14BIT SRL 50MSPS 48LFCSP
AD9260ASZRL IC ADC 16BIT 2.5MHZ 44MQFP
AD9262BCPZ-10 IC ADC 16BIT 10MHZ 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9253TCPZR7-125EP 制造商:Analog Devices 功能描述:14 BIT 125MSPS QUAD ADC 制造商:Analog Devices 功能描述:14 BIT 125MSPS QUAD ADC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 125MSPS 48LFCSP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 14 Bit 125Msps Quad ADC 制造商:Analog Devices 功能描述:CONVERTER - ADC
AD9254 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter
AD9254-150EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9254 - Bulk 制造商:Analog Devices 功能描述:EVALUATION CARD ((NS))
AD9254-150EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter
AD9254BCPZ-150 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 1.8V 14Bit 150 MSPS ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*