- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10522 > AD9266BCPZ-20 (Analog Devices Inc)IC ADC 16BIT 20MSPS 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9266BCPZ-20 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 20MSPS 32LFCSP |
| 標準包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 20M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 63mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 32-LFCSP-WQ（5x5） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，單極；1 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD9266
Rev. A | Page 17 of 32
THEORY OF OPERATION
The AD9266 architecture consists of a multistage, pipelined ADC.
Each stage provides sufficient overlap to correct for flash errors in
the preceding stage. The quantized outputs from each stage are
combined into a final 16-bit result in the digital correction logic.
The pipelined architecture permits the first stage to operate with
a new input sample, whereas the remaining stages operate with
preceding samples. Sampling occurs on the rising edge of the clock.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash ADC connected to a switched-capacitor DAC
and an interstage residue amplifier (for example, a multiplying
digital-to-analog converter (MDAC)). The residue amplifier
magnifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each stage to facilitate digital correction
of flash errors. The last stage simply consists of a flash ADC.
The output staging block aligns the data, corrects errors, and
passes the data to the CMOS output buffers. The output buffers
are powered from a separate (DRVDD) supply, allowing adjust-
ment of the output voltage swing. During power-down, the
output buffers go into a high impedance state.
ANALOG INPUT CONSIDERATIONS
The analog input to the AD9266 is a differential switched-
capacitor circuit designed for processing differential input
signals. This circuit can support a wide common-mode range
while maintaining excellent performance. By using an input
common-mode voltage of midsupply, users can minimize
signal-dependent errors and achieve optimum performance.
S
H
CPAR
CSAMPLE
CPAR
VIN–
H
S
H
VIN+
H
08678-
006
Figure 35. Switched-Capacitor Input Circuit
The clock signal alternately switches the input circuit between
sample-and-hold mode (see Figure 35). When the input circuit
is switched to sample mode, the signal source must be capable
of charging the sample capacitors and settling within one-half
of a clock cycle. A small resistor in series with each input can
help reduce the peak transient current injected from the output
stage of the driving source. In addition, low Q inductors or ferrite
beads can be placed on each leg of the input to reduce high differ-
ential capacitance at the analog inputs and, therefore, achieve
the maximum bandwidth of the ADC. Such use of low Q inductors
or ferrite beads is required when driving the converter front end at
high IF frequencies. Either a shunt capacitor or two single-ended
capacitors can be placed on the inputs to provide a matching
passive network. This ultimately creates a low-pass filter at the
input to limit unwanted broadband noise. See the AN-742
Application Note, the AN-827 Application Note, and the Analog
Dialogue article “Transformer-Coupled Front-End for Wideband
A/D Converters” (Volume 39, April 2005) for more information. In
general, the precise values depend on the application.
Input Common Mode
The analog inputs of the AD9266 are not internally dc-biased.
Therefore, in ac-coupled applications, the user must provide
a dc bias externally. Setting the device so that VCM = AVDD/2
is recommended for optimum performance, but the device can
function over a wider range with reasonable performance, as
shown in Figure 36.
100
95
90
85
80
75
70
65
60
0.5
0.6
0.7
0.8
0.9
1.0
1.1
1.2
1.3
S
NR/
S
F
DR
(
d
BF
S
/d
Bc)
INPUT COMMON-MODE VOLTAGE (V)
SFDR (dBc)
SNR (dBFS)
08678-
049
Figure 36. SNR/SFDR vs. Input Common-Mode Voltage,
fIN = 32.5 MHz, fS = 80 MSPS
An on-board, common-mode voltage reference is included in
the design and is available from the VCM pin. The VCM pin
must be decoupled to ground by a 0.1 F capacitor, as described
in the Applications Information section.
Differential Input Configurations
Optimum performance is achieved while driving the AD9266 in a
differential input configuration. For baseband applications, the
excellent performance and a flexible interface to the ADC.
The output common-mode voltage of the ADA4938-2 is easily
set with the VCM pin of the AD9266 (see Figure 37), and the
driver can be configured in a Sallen-Key filter topology to
provide band limiting of the input signal.
AVDD
VIN
76.8
120
0.1F
33
10pF
200
90
ADA4938-2
ADC
VIN–
VIN+
VCM
08678-
007
Figure 37. Differential Input Configuration Using the ADA4938-2
相關PDF資料 |
PDF描述 |
|---|---|
| UTS6JC1419P | CONN PLUG CABLE 19X1.0 MALE |
| AD677JNZ | IC ADC 16BIT SAMPLING 16-DIP |
| UP050B221K-NAC | CAP CER 220PF 50V 10% AXIAL |
| UTS6JC147S | CONN PLUG CABLE 7X1.6 FEMALE |
| AD9628BCPZ-105 | IC ADC DUAL 12BIT 64-LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9266BCPZ-40 | 制造商:Analog Devices 功能描述:16 BIT, 40 MSPS 1.8V SINGLE ADC - Trays 制造商:Analog Devices 功能描述:IC ADC 16BIT 40MSPS 32LFCSP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 16 Bit 40 MSPS 1.8V Single ADC 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD9266BCPZ-65 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 65 MSPS 1.8V Single ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
| AD9266BCPZ-80 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 80 MSPS 1.8V Single ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
| AD9266BCPZRL7-20 | 功能描述:IC ADC 16BIT 20MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9266BCPZRL7-40 | 制造商:Analog Devices 功能描述:16 BIT, 40 MSPS 1.8V SINGLE ADC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 16BIT 40MSPS 32LFCSP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 16 Bit 40 MSPS 1.8V Single ADC 制造商:Analog Devices 功能描述:CONVERTER - ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。