- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10516 > AD9286BCPZ-500 (Analog Devices Inc)IC ADC 8BIT SPI/SRL 500M 48LFSCP PDF資料下載
參數(shù)資料
| 型號： | AD9286BCPZ-500 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8BIT SPI/SRL 500M 48LFSCP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 500M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 330mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD9286
Rev. B | Page 17 of 28
In this mode, the AD9286 can also function as a dual 8-bit,
250 MSPS converter. This may be useful in applications where
both a single 8-bit, 500 MSPS and a dual 8-bit, 250 MSPS converter
are needed. The clock management block requires that CLK±
and AUXCLK± be either 0° or 180°, relative to each other. If
this requirement is satisfied, the circuit correctly time aligns the
data coming out of each ADC core.
If the user desires to operate the AD9286 as a dual 8-bit, 250 MSPS
converter and supply only a single clock, this is achieved by
setting sample mode to simultaneous, with the AUXCLKEN
pin tied to AGND. In this mode, the two ADC cores sample
simultaneously. For a summary of all supported clocking modes,
The AD9286 supports the clocking of each internal ADC with
separate clocks. By setting AUXCLKEN to DRVDD, the user
can supply a differential auxiliary clock to AUXCLK+ and
AUXCLK. In this mode, each internal ADC core has a maximum
sample rate of 250 MSPS. This mode bypasses the internal timing
adjustment blocks.
Interleave Performance
The AD9286 achieves 500 MSPS conversion by time interleaving
two 250 MSPS ADC channels. Although this technique is sufficient
in achieving 8-bit performance, quantifiable errors are introduced.
These errors come from three sources: gain mismatch, imperfect
out-of-phase sampling, and offset mismatch between the two
channels. Distortion appears spectrally in two distinct ways: gain
and timing mismatch appear as an alias spur (see Equation 1), and
offset mismatch appears as a spur located at the Nyquist rate of the
converter (see Equation 2).
fALIAS_SPUR = fS/2 fIN
(1)
where:
fS is the interleaved sample rate.
fIN is the analog input frequency.
fOFFSET_SPUR = fS/2
(2)
where fS is the interleaved sample rate.
The magnitude of the alias spur (AS) contributed by a gain error
is shown in Equation 3.
ASGAIN (dBc) = 20 × log(ASGAIN) = 20 × log(GE/2)
(3)
where:
GE = Gain_Error_Ratio = 1 VFS1/VFS2.
VFSn is the full-scale voltage of Core n.
85
80
75
70
65
60
55
50
45
0
0.5
0.4
0.3
0.2
0.1
AL
IAS
S
P
UR
(
d
Bc)
GAIN MISMATCH (% FS)
09338-
032
Figure 30. ASGAIN as a Function of Gain Mismatch
The magnitude of the alias spur (AS) contributed by a timing
error is shown in Equation 4.
ASTIMING (dBc) = 20 × log(ASTIMING) = 20 × log(θEP/2)
(4)
where θEP = ωA × tE(Radians), with ωA as the analog input
frequency and tE as the clock skew error.
85
80
75
70
65
60
55
50
45
0
12
10
8
6
4
2
AL
IAS
S
P
UR
(
d
Bc)
TIMING ERROR (ps)
09338-
033
Figure 31. ASTIMING as a Function of Timing Error
The total magnitude of the alias spur (AS) is shown in Equation 5.
ASTOTAL (dB) = 20 × log√((ASGAIN)2 + (ASTIMING)2)
(5)
Table 9. Supported Clocking Modes
Effective Number
of Channels
Maximum CLK
Frequency
AUXCLK
Frequency
AUXCLK Phase
Relative to CLK
AUXCLKEN
SPI Register,
Address 0x09, Bit 3
Clock Timing Adjust
One
500 MSPS
N/A
Low
0
Internal
Two
250 MSPS
N/A
Low
1
N/A
Two
250 MSPS
CLK
0°
High
1
N/A
One
250 MSPS
CLK
180°
High
1
External
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UP050B821K-KFC | CAP CER 820PF 50V 10% AXIAL |
| VE-B4B-MX-F3 | CONVERTER MOD DC/DC 95V 75W |
| MAX3450EEUD+ | TXRX USB +/-15KV ESD 14-TSSOP |
| VE-B4B-MX-F1 | CONVERTER MOD DC/DC 95V 75W |
| AD976ABNZ | IC ADC 16BIT 200KSPS 28-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9286BCPZRL7-500 | 功能描述:IC ADC 8BIT SPI/SRL 500M 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9287 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9287-100EB | 制造商:Analog Devices 功能描述: |
| AD9287-100EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9287-100EBZ | 功能描述:BOARD EVALUATION AD9287 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。