- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1986 > AD9433BSVZ-125 (Analog Devices Inc)IC ADC 12BIT 125MSPS 52-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9433BSVZ-125 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/20頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 125MSPS 52-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1.43W |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 52-TQFP-EP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，單極；2 個差分，單極 |
AD9433
Rev. A | Page 17 of 20
THEORY OF OPERATION
The AD9433 is a 12-bit pipeline converter that uses a switched-
capacitor architecture. Optimized for high speed, this converter
provides flat dynamic performance up to and beyond the
Nyquist limit. DNL transitional errors are calibrated at final test
to a typical accuracy of 0.25 LSB or less.
ENCODE INPUT
Any high speed ADC is extremely sensitive to the quality of the
sampling clock provided by the user. A track-and-hold circuit is
essentially a mixer, and any noise, distortion, or timing jitter on
the clock is combined with the desired signal at the ADC output.
For this reason, considerable care has been taken in the design
of the encode input of the AD9433, and the user is advised to
give commensurate thought to the clock source.
The AD9433 has an internal clock duty cycle stabilization
circuit that locks to the rising edge of ENCODE (falling edge
of ENCODE if driven differentially) and optimizes timing
internally. This allows for a wide range of input duty cycles at
the input without degrading performance. Jitter in the rising
edge of the input is still of paramount concern and is not
reduced by the internal stabilization circuit. This circuit is
always on and cannot be disabled by the user.
The ENCODE and ENCODE inputs are internally biased
to 3.75 V (nominal) and support either differential or single-
ended signals. For best dynamic performance, a differential
signal is recommended. Good performance is obtained using
an MC10EL16 translator in the circuit to directly drive the
encode inputs (see
0
19
77
-04
1
PECL
GATE
ENCODE
AD9433
ENCODE
510
Figure 41. Using PECL to Drive the ENCODE Inputs
Often, the cleanest clock source is a crystal oscillator producing
a pure, single-ended sine wave. In this configuration, or with
any roughly symmetrical, single-ended clock source, the signal
can be ac-coupled to the encode input. To minimize jitter, the
signal amplitude should be maximized within the input range
described in Table 7. The 12 kΩ resistors to ground at each of
the inputs, in parallel with the internal bias resistors, set the
common-mode voltage to approximately 2.5 V, allowing the
maximum swing at the input. The ENCODE input should be
bypassed with a capacitor to ground to reduce noise. This ensures
that the internal bias voltage is centered on the encode signal.
For best dynamic performance, impedances at ENCODE and
ENCODE should match.
01
97
7-
0
42
ENCODE
AD9433
ENCODE
12k
25
50
12k
0.1F
50
SINE
SOURCE
01
97
7-
0
43
Figure 42. Single-Ended Sine Source Encode Circuit
Figure 43 shows another preferred method for clocking the
AD9433. The clock source (low jitter) is converted from single-
ended to differential using an RF transformer. The back-to-back
Schottky diodes across the transformer secondary limit clock
excursions into the AD9433 to approximately 0.8 V p-p differ-
ential. This helps to prevent the large voltage swings of the clock
from feeding through to other portions of the AD9433 and limits
the noise presented to the encode inputs. A crystal clock oscilla-
tor can also be used to drive the RF transformer if an appropriate
limiting resistor (typically 100 Ω) is placed in series with the
primary.
ENCODE
AD9433
ENCODE
0.1F
T1-4T
100
HMS2812
DIODES
CLOCK
SOURCE
Figure 43. Transformer-Coupled Encode Circuit
ENCODE VOLTAGE LEVEL DEFINITION
The voltage level definitions for driving ENCODE and ENCODE
in single-ended and differential mode are shown in
.
VIHD
VICM, VECM
VILD
ENCODE
VID
VIHS
VICM, VECM
VILS
ENCODE
01
97
7-
0
44
0.1F
Figure 44. Differential and Single-Ended Input Levels
Table 7. Encode Inputs
Input
Min
Nominal
Max
Differential Signal Amplitude
(VID)
200 mV
750 mV
5.5 V
Input Voltage Range
(VIHD, VILD, VIHS, VILS)
0.5 V
VCC + 0.5 V
Internal Common-Mode Bias
(VICM)
3.75 V
External Common-Mode Bias
(VECM)
2.0 V
4.25 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9444BSVZ-80 | IC ADC 14BIT 80MSPS 100TQFP |
| AD9445BSVZ-125 | IC ADC 14BIT 125MSPS 100-TQFP |
| AD9480BSUZ-250 | IC ADC 8BIT 250MSPS 3.3V 44TQFP |
| AD9481BSUZ-250 | IC ADC 8BIT 250MSPS 3.3V 44-TQFP |
| AD9484BCPZRL7-500 | IC ADC 8BIT 500MSPS 56LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9433PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9434 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 370 MSPS/500 MSPS, 1.8 V Analog-to-Digital Converter |
| AD9434-370EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 12 Bit 370Msps 1.8V ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9434-500EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 12 Bit 500Msps 1.8V ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9434BCPZ-370 | 制造商:Analog Devices 功能描述:ADC Single Pipelined 370Msps 12-bit LVDS 56-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:12 BIT 370MSPS 1.8V ADC - Trays 制造商:Analog Devices 功能描述:ADC 12BIT 370MSPS 56LFCSP 制造商:Analog Devices 功能描述:IC ADC 12BIT 370MSPS Seria 制造商:Analog Devices 功能描述:ADC, 12BIT, 370MSPS, 56LFCSP 制造商:Analog Devices 功能描述:IC, ADC, 12BIT, 370MSPS, Serial, SPI, LFCSP-56; Resolution (Bits):12bit; Sampling Rate:370MSPS; Supply Voltage Min:1.75V; Supply Voltage Max:1.9V; Supply Current:260mA; Digital IC Case Style:LFCSP; No. of Pins:56 ;RoHS Compliant: Yes 制造商:Analog Devices 功能描述:CONVERTER - ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。