CD RD " />
參數(shù)資料
型號(hào): AD9484-500EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 7/24頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL W/AD9484BCPZ-500
設(shè)計(jì)資源: AD9434 Eval Brd Schematic
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 8
采樣率(每秒): 500M
數(shù)據(jù)接口: 串行,SPI?
輸入范圍: 1.5 Vpp
在以下條件下的電源(標(biāo)準(zhǔn)): 670mW @ 500MSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD9484
已供物品:
AD9484
Rev. A | Page 15 of 24
AD9484
AD8352
0
R
0
CD
RD
RG
0.1F
VIN+
VIN– CML
C
0.1F
16
1
2
3
4
5
11
R
0.1F
10
8, 13
14
VCC
200
ANALOG INPUT
09
615
-015
Figure 30. Differential Input Configuration Using the AD8352
100
0.1F
240
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
501
CLK
150 RESISTORS ARE OPTIONAL.
CLK–
CLK+
ADC
AD9484
PECL DRIVER
CLOCK
INPUT
CLOCK
INPUT
0
9615
-017
Figure 31. Differential PECL Sample Clock
100
0.1F
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
501
CLK
150 RESISTORS ARE OPTIONAL.
CLK–
CLK+
ADC
AD9484
LVDS DRIVER
CLOCK
INPUT
CLOCK
INPUT
0
9615
-018
Figure 32. Differential LVDS Sample Clock
CLOCK INPUT CONSIDERATIONS
For optimum performance, drive the AD9484 sample clock
inputs (CLK+ and CLK) with a differential signal. This signal
is typically ac-coupled into the CLK+ and CLK pins via a
transformer or capacitors. These pins are biased at ~0.9 V
internally and require no additional bias. If the clock signal is
dc-coupled, then the common-mode voltage should remain
within a range of 0.9 V.
Figure 33 shows one preferred method for clocking the AD9484.
The low jitter clock source is converted from single-ended to
differential using an RF transformer. The back-to-back Schottky
diodes across the secondary transformer limit clock excursions
into the AD9484 to approximately 0.8 V p-p differential. This
helps prevent the large voltage swings of the clock from feeding
through to other portions of the AD9484 and preserves the fast
rise and fall times of the signal, which are critical to low jitter
performance.
0.1F
CLOCK
INPUT
50
100
CLK–
CLK+
ADC
AD9484
MINI-CIRCUITS
ADT1–1WT, 1:1Z
XFMR
SCHOTTKY
DIODES:
HSM2812
09
61
5-
0
16
Figure 33. Transformer-Coupled Differential Clock
If a low jitter clock is available, another option is to ac couple a
differential PECL signal to the sample clock input pins, as
AD9514/AD9515 family of clock drivers offers excellent jitter
performance.
In some applications, it may be acceptable to drive the sample
clock inputs with a single-ended 1.8 V CMOS signal. In such
applications, drive the CLK+ pin directly from a CMOS gate,
and bypass the CLK pin to ground with a 0.1 μF capacitor in
parallel with a 39 kΩ resistor (see Figure 34).
相關(guān)PDF資料
PDF描述
SRR6038-560Y INDUCTOR POWER 56UH .85A SMD
AD9278-50EBZ BOARD EVALUATION FOR AD9278
AD9279-65EBZ BOARD EVALUATION FOR AD9279
AD9222-65EBZ BOARD EVALUATION AD9222 65MSPS
CM453232-102KL INDUCTR CHIP 1000UH 10% 1812 SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9484BCPZ-500 功能描述:IC ADC 8BIT 500MSPS 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD9484BCPZRL7-500 功能描述:IC ADC 8BIT 500MSPS 56LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9500 制造商:AD 制造商全稱:Analog Devices 功能描述:Digitally Programmable Delay Generator
AD9500BP 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9500BP-REEL 制造商:Analog Devices 功能描述:Digitally Programmable Delay Generator 28-Pin PLCC T/R