參數(shù)資料
型號: AD9516-3BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 29/80頁
文件大小: 0K
描述: IC CLOCK PLL/VCO 2GHZ 64LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: 時鐘發(fā)生器,扇出配送
PLL:
輸入: 時鐘
輸出: CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 1:14
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.25GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
產(chǎn)品目錄頁面: 776 (CN2011-ZH PDF)
配用: AD9516-3/PCBZ-ND - BOARD EVAL FOR AD9516-3 2.0GHZ
Data Sheet
AD9516-3
Rev. C | Page 35 of 80
By using combinations of DM and FD modes, the AD9516 can
achieve values of N all the way down to N = 1 and up to N =
26,2175. Table 28 shows how a 10 MHz reference input can be
locked to any integer multiple of N.
Note that the same value of N can be derived in different ways,
as illustrated by the case of N = 12. The user can choose a fixed
divide mode of P = 2 with B = 6; use the dual modulus mode of
2/3 with A = 0, B = 6; or use the dual modulus mode of 4/5 with
A = 0, B = 3.
The maximum frequency into the prescaler in 2/3 dual-modulus
mode is limited to 200 MHz. There are only two cases where
this frequency limitation limits the flexibility of that N divider:
N = 7 and N = 11. In these two cases, the maximum frequency
into the prescaler is 300 MHz and is achieved by using the P = 1
FD mode. In all other cases, the user can achieve the desired N
divider value by using the other prescaler modes.
A and B Counters
The B counter must be ≥3 or bypassed, and, unlike the R counter,
A = 0 is actually zero.
When the prescaler is in dual modulus mode, the A counter
must be less than the B counter.
The maximum input frequency to the A/B counter is reflected
in the maximum prescaler output frequency (~300 MHz) that is
specified in Table 2. This is the prescaler input frequency (VCO or
CLK) divided by P. For example, a dual modulus mode of P = 8/9
is not allowed if the VCO frequency is greater than 2400 MHz
because the frequency going to the A/B counter is too high.
When the AD9516 B counter is bypassed (B = 1), the A counter
should be set to 0, and the overall resulting divide is equal to the
prescaler setting, P. The possible divide ratios in this mode are
1, 2, 3, 4, 8, 16, and 32. This mode is useful only when an
external VCO/VCXO is used because the frequency range of the
internal VCO requires an overall feedback divider greater than 32.
Although manual reset is not normally required, the A/B counters
have their own reset bit. Alternatively, the A and B counters can be
reset using the shared reset bit of the R, A, and B counters. Note
that these reset bits are not self-clearing.
R, A, and B Counters—SYNC Pin Reset
The R, A, and B counters can also be reset simultaneously through
the SYNC pin. This function is controlled by Register 0x019[7:6]
(see Table 54). The SYNC pin reset is disabled by default.
R and N Divider Delays
Both the R and N dividers feature a programmable delay cell.
These delays can be enabled to allow adjustment of the phase
relationship between the PLL reference clock and the VCO or
CLK. Each delay is controlled by three bits. The total delay
range is about 1 ns. See Register 0x019 in Table 54.
Table 28. Using a 10 MHz Reference Input to Generate Different VCO Frequencies
fREF
(MHz)
R
P
A
B
N
fVCO
(MHz)
Mode
Comments/Conditions
10
1
X
1
10
FD
P = 1, B = 1 (A and B counters are bypassed).
10
1
2
X
1
2
20
FD
P = 2, B = 1 (A and B counters are bypassed).
10
1
X
3
30
FD
A counter is bypassed.
10
1
X
4
40
FD
A counter is bypassed.
10
1
X
5
50
FD
A counter is bypassed.
10
1
2
X
3
6
60
FD
A counter is bypassed.
10
1
2
0
3
6
60
DM
10
1
2
1
3
7
70
DM
Maximum frequency into prescaler in P = 2/3 mode is 200 MHz.
If N = 7 or N = 11 is desired for prescaler input frequency of 200 MHz
to 300 MHz, use P = 1, and N = 7 or 11, respectively.
10
1
2
3
8
80
DM
10
1
2
1
4
9
90
DM
10
1
2
X
5
10
100
FD
10
1
2
0
5
10
100
DM
10
1
2
1
5
11
110
DM
10
1
2
X
6
12
120
FD
10
1
2
0
6
12
120
DM
10
1
4
0
3
12
120
DM
P = 8 is not allowed (2700 ÷ 8 > 300 MHz).
P = 32 is not allowed (A > B not allowed).
10
1
4
1
3
13
130
DM
P = 32, A = 22, B = 84.
P = 16 is also permitted.
相關(guān)PDF資料
PDF描述
V110A48H300BF2 CONVERTER MOD DC/DC 48V 300W
PI3C3125LEX IC 4-BIT BUS SW 2-PORT 14-TSSOP
VI-B6J-MV CONVERTER MOD DC/DC 36V 150W
VI-B6H-MV CONVERTER MOD DC/DC 52V 150W
AD9517-0ABCPZ IC CLOCK GEN 2.8GHZ VCO 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9516-3BCPZ-REEL7 功能描述:IC CLOCK PLL/VCO 2GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9516-4 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Output Clock Generator with Integrated 1.6 GHz VCO
AD9516-4/PCBZ 功能描述:BOARD EVAL FOR AD9516-4 1.8GHZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9516-4/PCBZ 制造商:Analog Devices 功能描述:AD9516-4, PLL CLOCK SYNTHESIZER, EVALUAT
AD9516-4BCPZ 功能描述:IC CLOCK GEN 1.6GHZ VCO 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND