參數(shù)資料
型號： AD9714BCPZ
廠商： Analog Devices Inc
文件頁數(shù)： 47/80頁
文件大?。?/td> 0K
描述： IC DAC DUAL 8BIT LO PWR 40LFCSP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1
系列： TxDAC®
位數(shù)： 8
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 86mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 40-LFCSP-VQ（6x6）
包裝： 托盤
輸出數(shù)目和類型： 4 電流，單極
采樣率（每秒）： 125M
產(chǎn)品目錄頁面： 785 (CN2011-ZH PDF)
AD9714/AD9715/AD9716/AD9717
Rev. A | Page 51 of 80
Note that LO feedthrough compensation is independent of
phase compensation. However, gain compensation can affect
the LO compensation because the gain compensation may
change the common-mode level of the signal. The dc offset of
some modulators is common-mode level dependent. Therefore,
it is recommended that the gain adjustment be performed prior
to LO compensation.
LO FEEDTHROUGH COMPENSATION
To achieve LO feedthrough compensation in a circuit, each
output of the two AUXDACs must be connected through a
100 kΩ resistor to one side of the differential DAC output. See
the Auxiliary DACS section for details of how to use AUXDACs.
The purpose of these connections is to drive a very small amount
of current into the nodes at the quadrature modulator inputs,
thereby adding a slight dc bias to one or the other of the
quadrature modulator signal inputs.
To achieve LO feedthrough compensation, the user should start
with the default conditions of the AUXDAC registers, and then
increment the magnitude of one or the other AUXDAC output
voltages. While this is being done, the amplitude of the LO
feedthrough at the quadrature modulator output should be
sensed. If the LO feedthrough amplitude increases, try either
decreasing the output voltage of the AUXDAC being adjusted,
or try adjusting the output voltage of the other AUXDAC. It
may take practice before an effective algorithm is achieved. The
AD9714/AD9715/AD9716/AD9717 evaluation board can be
used to adjust the LO feedthrough down to the noise floor,
although this is not stable over temperature.
RESULTS OF GAIN AND OFFSET CORRECTION
The results of gain and offset correction can be seen in Figure 110
and Figure 111. Figure 110 shows the output spectrum of the
quadrature demodulator before gain and offset correction.
Figure 111 shows the output spectrum after correction. The
LO feedthrough spur at 450 MHz has been suppressed to the
noise level. This result can be achieved by applying the correc-
tion, but the correction must be repeated after a large change in
temperature.
Note that gain matching improves the negative frequency image
rejection, but it is also related to the phase mismatch in the
quadrature modulator. It can be improved by adjusting the
relative phase between the two quadrature signals at the digital
side or properly designing the low-pass filter between the DACs
and quadrature modulators. Phase mismatch is frequency depen-
dent; therefore, routines must be developed to adjust it if
wideband signals are desired.
5
–5
–15
–25
–35
–45
–55
–65
–75
–85
–95
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
447.5
449.0
450.0
451.0
452.5
07
26
5-
0
64
FREQUENCY (MHz)
(d
B
)
Figure 110. AD9714/AD9715/AD9716/AD9717 and ADL5370 with a Single-
Tone Signal at 450 MHz, No Gain or LO Compensation
5
–5
–15
–25
–35
–45
–55
–65
–75
–85
–95
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
447.5
449.0
450.0
451.0
452.5
07
26
5-
0
65
FREQUENCY (MHz)
(dB
)
Figure 111. AD9714/AD9715/AD9716/AD9717 and ADL5370 with a Single-
Tone Signal at 450 MHz, Gain and LO Compensation Optimized
相關(guān)PDF資料
PDF描述
AD9114BCPZ IC DAC DUAL 8BIT LO PWR 40-LFCSP
DAC8562FRU-REEL7 IC DAC 12BIT PARALLEL 5V 20TSSOP
LTC2641AIDD-16#PBF IC DAC 16BIT VOUT 8-DFN
VI-2TP-IV-F2 CONVERTER MOD DC/DC 13.8V 150W
MAX4373HESA+ IC AMP CURRENT SENSE 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9714BCPZRL7 功能描述:IC DAC DUAL 8BIT LO PWR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:*
AD9714-DPG2-EBZ 功能描述:ADC 8BIT DUAL 40LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9714-EBZ 制造商:Analog Devices 功能描述:DUAL 8 BIT LOW POWER CONVERTER - Boxed Product (Development Kits)
AD9715 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, 8-/10-/12-/14-Bit Low Power Digital-to-Analog Converters
AD9715BCPZ 功能描述:IC DAC DUAL 10BIT LO PWR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*