AD9714/AD9715/AD9716/AD9717
Rev. A | Page 10 of 80
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
07
265
-06
6
PIN 1
INDICATOR
1
DB5
2
DB4
3
DB3
4
DB2
5
DVDDIO
6
DVSS
7
DVDD
8
DB1
9
DB0 (LSB)
10
NC
23 QOUTP
24 RLQP
25 AVSS
26 AVDD
27 RLIP
28 IOUTP
29 IOUTN
30 RLIN
22 QOUTN
21 RLQN
11
N
C
12
N
C
13
N
C
15
N
C
17
C
V
D
16
D
C
L
K
IO
18
C
L
K
IN
19
C
V
S
20
C
M
L
Q
14
N
C
33
F
S
A
D
JI
/A
U
X
I
34
R
E
F
IO
35
R
E
S
E
T
/P
IN
M
D
36
S
C
L
K
/C
L
K
M
D
37
S
D
IO
/F
O
R
M
A
T
38
39
D
B
7
(M
S
B
)
40
D
B
6
32
F
S
A
D
JQ
/A
U
X
Q
31
C
M
L
I
TOP VIEW
(Not to Scale)
AD9714
NOTES
1. NC = NO CONNECT
2. THE EXPOSED PAD IS CONNECTED TO AVSS AND
SHOULD BE SOLDERED TO THE GROUND PLANE.
EXPOSED METAL AT PACKAGE CORNERS IS
CONNECTED TO THIS PAD.
C
S
/P
W
R
D
N
Figure 2. AD9714 Pin Configuration
Table 7. AD9714 Pin Function Descriptions
Pin No.
Mnemonic
Description
1 to 4
DB[5:2]
Digital Inputs.
5
DVDDIO
Digital I/O Supply Voltage (1.8 V to 3.3 V Nominal).
6
DVSS
Digital Common.
7
DVDD
Digital Core Supply Voltage (1.8 V). Strap DVDD to DVDDIO at 1.8 V. If DVDDIO > 1.8 V, bypass DVDD with a
1.0 μF capacitor; however, do not otherwise connect it. The LDO should not drive external loads.
8
DB1
Digital Inputs.
9
DB0 (LSB)
Digital Input (LSB).
10 to 15
NC
No Connect. These pins are not connected to the chip.
16
DCLKIO
Data Input/Output Clock. Clock used to qualify input data.
17
CVDD
Sampling Clock Supply Voltage (1.8 V to 3.3 V). CVDD must be ≥ DVDD.
18
CLKIN
LVCMOS Sampling Clock Input.
19
CVSS
Sampling Clock Supply Voltage Common.
20
CMLQ
Q DAC Output Common-Mode Level. When the internal on chip (QRCML) is enabled, this pin is connected to
the on-chip QRCML resistor. It is recommended to leave this pin unconnected. When the internal on chip
(QRCML) is disabled, this pin is the common-mode load for Q DAC and must be connected to AVSS through a
resistor is 0 Ω.
21
RLQN
Load Resistor (500 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to
QOUTN externally.
22
QOUTN
Complementary Q DAC Current Output. Full-scale current is sourced when all data bits are 0s.
23
QOUTP
Q DAC Current Output. Full-scale current is sourced when all data bits are 1s.
24
RLQP
Load Resistor (500 Ω) to the CMLQ Pin. For the internal load resistor to be used, this pin should be tied to
QOUTP externally.
25
AVSS
Analog Common.
26
AVDD
Analog Supply Voltage (1.8 V to 3.3 V).
27
RLIP
Load Resistor (500 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to
IOUTP externally.
28
IOUTP
I DAC Current Output. Full-scale current is sourced when all data bits are 1s.
29
IOUTN
Complementary I DAC Current Output. Full-scale current is sourced when all data bits are 0s.
30
RLIN
Load Resistor (500 Ω) to the CMLI Pin. For the internal load resistor to be used, this pin should be tied to
IOUTN externally.