- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17059 > AD9741-DPG2-EBZ (Analog Devices Inc)IC DAC DUAL 8BIT 200MSPS 72LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9741-DPG2-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 15/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC DUAL 8BIT 200MSPS 72LFCSP |
| 設(shè)計(jì)資源： | AD9747/6/5/3/1 DPG2 Eval Brd Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 250M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9741 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD9741/AD9743/AD9745/AD9746/AD9747
Data Sheet
Rev. A | Page 22 of 28
DIGITAL INPUTS AND OUTPUTS
in two data input modes: dual-port mode and single-port mode.
For the default dual-port mode (ONEPORT = 0), each DAC
receives data from a dedicated input port. In single-port mode
(ONEPORT = 1), however, both DACs receive data from Port 1.
In single-port mode, DAC1 and DAC2 data is interleaved and
the IQSEL input is used to steer data to the correct DAC.
In single-port mode, when the IQSEL input is high, Port 1
data is delivered to DAC1 and when IQSEL is low, Port 1 data
is delivered to DAC2. The IQSEL input should always coincide
and be time-aligned with the other data bus signals. In single-
port mode, minimum setup and hold times apply to the IQSEL
input as well as to the input data signals. In dual-port mode, the
IQSEL input is ignored.
In dual-port mode, the data must be delivered at the sample rate
(up to 250 MSPS). In single-port mode, data must be delivered
at twice the sample rate. Because the data inputs function only
up to 250 MSPS, it is only practical to operate the DAC clock at
up to 125 MHz in single-port mode.
In both dual-port and single-port modes, a data clock output
(DCO) signal is available as a fixed time base with which to
stimulate data from an FPGA. This output signal always
operates at the sample rate. It may be inverted by asserting
the INVDCO bit.
INPUT DATA TIMING
With most DACs, signal-to-noise ratio (SNR) is a function of
the relationship between the position of the clock edges and the
point in time at which the input data changes. The AD9741/
and thus exhibit greater SNR sensitivity when the data tran-
sition is close to this edge.
The specified minimum setup and hold times define a window
of time, within each data period, where the data is sampled
correctly. Generally, users should position data to arrive
relative to the DAC clock and well beyond the minimum
setup and minimum hold times. This becomes increasingly
more important at increasingly higher sample rates.
DUAL-PORT MODE TIMING
The timing diagram for the dual-port mode is shown in
CLKP/CLKN
DCO
P1D<15:0>
P2D<15:0>
tDCO
tDBH
tDBS
06569-
018
I1
I2
I3
I4
Q1
Q2
Q3
Q4
Figure 27. Data Interface Timing, Dual-Port Mode
In Figure 27, data samples for DAC1 are labeled Ix and data
samples for DAC2 are labeled Qx. Note that the differential
DAC clock input is shown in a logical sense (CLKP/CLKN).
The data clock output is labeled DCO.
Setup and hold times are referenced to the positive transition of
the DAC clock. Data should arrive at the input pins such that
the minimum setup and hold times are met. Note that the data
clock output has a fixed time delay from the DAC clock and
may be a more convenient signal to use to confirm timing.
SINGLE-PORT MODE TIMING
The single-port mode timing diagram is shown in Figure 28.
06569-
019
CLKP/CLKN
DCO
P1D<15:0>
IQSEL
tDBS
tDBH
tDCO
I1
Q1
I2
Q2
Figure 28. Data Interface Timing, Single-Port Mode
In single-port mode, data for both DACs is received on the
Port 1 input bus. Ix and Qx data samples are interleaved and
arrive twice as fast as in dual-port mode. Accompanying the
data is the IQSEL input signal, which steers incoming data to its
respective DAC. When IQSEL is high, data is steered to DAC1
and when IQSEL is low, data is steered to DAC2. IQSEL should
coincide as well as be time-aligned with incoming data.
SPI PORT, RESET, AND PIN MODE
AD9747 are powered up, an active high pulse applied to the
RESET pin should follow. This insures the default state of all
control register bits. In addition, once the RESET pin goes low,
the SPI port can be activated, so CSB should be held high.
which allows some functional options to be pin, selected with-
out the use of the SPI port. Pin mode is enabled anytime the
RESET pin is held high. In pin mode, the four SPI port pins
take on secondary functions, as shown in Table 16.
Table 16. SPI Pin Functions (Pin Mode)
Pin Name
Pin Mode Description
SCLK
ONEPORT (Register 0x02, Bit 6), bit value (1/0)
equals pin state (high/low)
SDIO
DATTYPE (Register 0x02, Bit 7), bit value (1/0)
equals pin state (high/low)
CSB
Enable Mix Mode, if CSB is high, Register 0x0A
is set to 0x05 putting both DAC1 and DAC2 into
mix mode
SDO
Enable full power-down, if SDO is high, Register
0x03 is set to 0xFF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490186 | CABLE JUMPER 1.25MM .254M 12POS |
| AD9743-DPG2-EBZ | IC DAC DUAL 10BIT 72LFCSP |
| AD9116-DPG2-EBZ | IC DAC DUAL 12BIT LO PWR 40LFCSP |
| VE-B4X-EY | CONVERTER MOD DC/DC 5.2V 50W |
| AD9117-DPG2-EBZ | IC DAC DUAL 14BIT LO PWR 40LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9741-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9741 制造商:Analog Devices 功能描述:DUAL 8BIT, 200 MSPS D-A CONVERTER - Bulk |
| AD9742 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table |
| AD9742ACP | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12-BIT 165 MSPS TXDAC D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT DAC |
| AD9742ACP-PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9742 12BIT, 165MSPS TXDAC D/A CNVRTR - Bulk |
| AD9742ACP-PCBZ | 功能描述:BOARD EVAL FOR AD9742ACP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。