and is insensitive to fCLOCK. Conversely, IDV" />
參數(shù)資料
型號(hào)： AD9753-EB
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 8/28頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9753
產(chǎn)品培訓(xùn)模塊： DAC Architectures
標(biāo)準(zhǔn)包裝： 1
系列： TxDAC+®
DAC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 300M
數(shù)據(jù)接口： 并聯(lián)
設(shè)置時(shí)間： 11ns
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： AD9753
相關(guān)產(chǎn)品： AD9753ASTZRL-ND - IC DAC 12BIT 300MSPS 48LQFP
AD9753ASTZ-ND - IC DAC 12BIT 300MSPS 48-LQFP
REV. B
–16–
AD9753
and is insensitive to fCLOCK. Conversely, IDVDD is dependent on
both the digital input waveform, fCLOCK, and digital supply,
DVDD. Figure 18 shows IDVDD as a function of the ratio (fOUT/
fDAC) for various update rates. In addition, Figure 19 shows the
effect that the speed of fDAC has on the PLLVDD current, given
the PLL divider ratio.
IOUTFS (mA)
40
20
0
20.0
10.0
0
I AVDD
(mA)
35
10
30
25
15
5
2.5
5.0
7.5
12.5
15.0
17.5
Figure 17. IAVDD vs. IOUTFS
RATIO
(fOUT /fDAC
20
16
0
1
0.01
0.001
I DVDD
(mA)
18
14
12
10
8
6
4
2
0.1
300MSPS
200MSPS
100MSPS
50MSPS
25MSPS
)
Figure 18. IDVDD vs. fOUT/fDAC Ratio
fDAC (MHz)
10
0
300
150
0
PLL_V
DD
(mA)
9
8
7
6
5
4
3
2
50
100
200
250
1
175
25
75
125
225
275
DIV SETTING 00
DIV SETTING 11
DIV SETTING 10
DIV SETTING 01
Figure 19. PLLVDD vs. fDAC
APPLYING THE AD9753
OUTPUT CONFIGURATIONS
The following sections illustrate some typical output configura-
tions for the AD9753. Unless otherwise noted, it is assumed
that IOUTFS is set to a nominal 20 mA. For applications requir-
ing the optimum dynamic performance, a differential output
configuration is suggested. A differential output configuration
may consist of either an RF transformer or a differential op amp
configuration. The transformer configuration provides the opti-
mum high frequency performance and is recommended for any
application allowing for ac coupling. The differential op amp
configuration is suitable for applications requiring dc coupling,
a bipolar output, signal gain, and/or level shifting, within the
bandwidth of the chosen op amp.
A single-ended output is suitable for applications requiring a
unipolar voltage output. A positive unipolar output voltage will
result if IOUTA and/or IOUTB is connected to an appropriately
sized load resistor, RLOAD, referred to ACOM. This configu-
ration may be more suitable for a single-supply system requiring
a dc-coupled, ground referred output voltage. Alternatively, an
amplifier could be configured as an I-V converter, thus con-
verting IOUTA or IOUTB into a negative unipolar voltage. This
configuration provides the best dc linearity since IOUTA or IOUTB
is maintained at a virtual ground. Note that IOUTA provides
slightly better performance than IOUTB.
DIFFERENTIAL COUPLING USING A TRANSFORMER
An RF transformer can be used to perform a differential-to-
single-ended signal conversion, as shown in Figure 20. A
differentially-coupled transformer output provides the optimum
distortion performance for output signals whose spectral content
lies within the transformer’s pass band. An RF transformer such
as the Mini-Circuits T1-1T provides excellent rejection of
common-mode distortion (i.e., even-order harmonics) and noise
over a wide frequency range. When IOUTA and IOUTB are termi-
nated to ground with 50
, this configuration provides 0 dBm
power to a 50
load on the secondary with a DAC full-scale
current of 20 mA. A 2:1 transformer, such as the Coilcraft
WB2040-PC, can also be used in a configuration in which IOUTA
and IOUTB are terminated to ground with 75
. This configura-
tion improves load matching and increases power to 2 dBm into
a 50
load on the secondary. Transformers with different imped-
ance ratios may also be used for impedance matching purposes.
Note that the transformer provides ac coupling only.
RLOAD
AD9753
MINI-CIRCUITS
T1-1T
IOUTA
IOUTB
Figure 20. Differential Output Using a Transformer
The center tap on the primary side of the transformer must
be connected to ACOM to provide the necessary dc current
path for both IOUTA and IOUTB. The complementary voltages
appearing at IOUTA and IOUTB (i.e., VOUTA and VOUTB) swing
symmetrically around ACOM and should be maintained with
the specified output compliance range of the AD9753. A differ-
ential resistor, RDIFF, may be inserted in applications where the
output of the transformer is connected to the load, RLOAD, via a
相關(guān)PDF資料
PDF描述
AD9751-EB BOARD EVAL FOR AD9751
MLG1005S10NJ INDUCTOR MULTILAYER 10NH 0402
GCM10DCMT-S288 CONN EDGECARD 20POS .156 EXTEND
UPB2E271MRD CAP ALUM 270UF 250V 20% RADIAL
ECE-V1EA101P CAP ALUM 100UF 25V 20% SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9754 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 125 MSPS High Performance TxDAC D/A Converter
AD9754AR 功能描述:IC DAC 14BIT 125MSPS HP 28-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD9754ARRL 制造商:Analog Devices 功能描述:DAC 1-CH 14-bit 28-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:14-BIT, 125 MSPS+ TXDAC D/A CONVERTER - Tape and Reel
AD9754ARU 功能描述:IC DAC 14BIT 125MSPS 28-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*